

# i.MX31-10 SOM-LV Hardware Specification

# Hardware Documentation

Logic // Embedded Product Solutions

Published: August 2006 Last revised: March 2009

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic Product Development Company (collectively "Logic's Proprietary Information"). Logic's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic Product Development Company.

Logic Product Development Company makes no representation or warranties of any nature or kind regarding Logic's Proprietary Information or any products offered by Logic Product Development Company. Logic's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic Product Development Company, if any, with respect to any products described in this document are set forth in such license or agreement. Logic Product Development Company shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic Product Development Company may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic's Proprietary Information and products described in this document (collectively "Logic's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic Product Development Company, this document and the information contained therein does not create any license to Logic's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2009, Logic Product Development Company. All Rights Reserved.

# **Revision History**

REV	EDITOR	REVISION DESCRIPTION	Schematic PN & REV	APPROVAL	DATE
1	KTL	Internal Release	1004734 Rev 4	JCA	08/16/06
	I/TI	Freescale review feedback complete;	4004704 Day 4	I/TI	00/00/00
A	KTL	Added interface connector part numbers in Section 6.1  General grammatical and formatting changes; Added PRELIMINARY watermark; Updated Figure 1.2, SOM-LV block diagram; Updated SOM-LV Mechanical Drawings and added recommend PCB layout drawing; Added SD memory to 2.3.3 NOR Flash; Section 3.1 Configuration: added 0 to NOR flash options; The following schematic updates from beta debug: - J1 Pin# 23, 37 changed to 3.3V;	1004734 Rev 4	KTL	08/30/06
В	KTL, JCA	- J1 Pin# 114 changed to memory mode only; J1 table added note 2; - Updated netname in parenthses for J1 Pin# 185, 187, 191, 193, 195, 211, 213, 215, 217, 219, and J2 Pin# 182, 188; - Updated J2 Pin# 13, 15 from No connect to current signal name; - Updated J2 Pin# 14 Description	1004734 Rev 6	KTL	02/20/07
	ICA	- Removed PRELIMINARY watermark; - Removed "SOM Advantages" Section; - Section 4: Changed "CDS0" and "CDS1" to "CSD0" and "CSD1"; - Section 5.2: Change pin# 152 from "LCD_LCS1" to "PCC_POWER_nEN"; - Throughout: Updated "SOM" references to the form factor-specific	4004724 D-110	KTI	04/05/07
С	JCA	"SOM-LV"; General grammatical and formatting changes - Section 3.4: Added MSTR nRST to JTAG requirement list;	1004734 Rev 6	KTL	04/25/07
D	JCA	- Section 5.4: Added MSTR_IRST to 3TAG requirement list, - Section 5.1: Changed Pin# 225, 227 voltage to 1.8V from 2.7V	1004734 Rev 6	BB	05/24/07
E	ER, RH, JCA	<ul> <li>Section 1.3: Changed heading to "Scope of Document" and updated text;</li> <li>Section 1.6.1.1: Updated entire section, added Active, Idle, and Suspend Currents;</li> <li>Section 2.10 &amp; 5: Added note that not all pins can be used as GPIOs;</li> <li>Section 3.3: Added section for booting from internal or external memory;</li> <li>Section 3.5.1.1: Added note for MC13783 default power up values;</li> <li>Section 3.5.1.2: Slight grammatical change to 5V description;</li> <li>Section 4: Added Chip Select table, removed bulleted list;</li> <li>Section 5.1: Updated description of 5V power input on J1 Pin#174, 176, and 178; Changed voltage for J1 Pin#13 to 1.8V from 2.7V; Updated description and voltage for J1 Pin#15, 17, 30;</li> <li>Updated descriptions for LCD signals J1 Pin# 153, 161, 163, 175;</li> <li>Sections 5.1 &amp; 5.2: For pins listed with NVCC3 and NVCC4 voltage added 2.8V to the voltage column;</li> <li>Throughout: Changed "SDK baseboard" to "i.MX LITEKIT baseboard"</li> </ul>	1004734 Rev 8	RH	12/07/07
F	JCA	- Added standard document cover page; updated header and footer layout; - Section 1.6.1.1: Values for typical currents were given in Amps when they should be in mA, this has been corrected for all of the current values in the table; Corrected extended temperature lower limit, was -20, should be -30; - Section 2.11: Corrected bits in offset column for FAST_nCS, was 0x01000000, should be 0x00800000; - Section 3.6.1.1: Removed reference to MC13783 Users Guide; - Section 3.6.1.2: Updated all text in the section; - Sections 5.1 & 5.2: Updated all signals listed as "NC – no connect" to "RFU – reserve for future use; - Section 5.1: Corrected voltages for J1 Pin# 25 (USB1_PWR_nEN) and J1 Pin# 39 (USB2_PWR_nEN), were 5.0V, should be 3.3V; J1 Pin# 53 corrected voltage, was 1.8V, should be GND; - Section 5.2: Updated J2 Pin# 93 from "KEY_COL7" to	1004734 Rev 11	BB, TED, & JCA	08/29/08

# i.MX31-10 SOM-LV Hardware Specification

REV	EDITOR	REVISION DESCRIPTION	Schematic PN & REV	APPROVAL	DATE
		"PCC_PCMCIA_nEN"; - Section 6: Replaced the in-text mechanical drawings with two pages of mechanical drawings; Corrected hole dimension tolerance, was ±0.01 mm, should be ±0.08 mm			
G	JCA	- Section 1.1: Replaced Product Brief with Product Overview text; - Section 5.1: Corrected voltage references for UARTC signals J1.122, J1.124, J1.126, & J1.128; - Added Section 6.2 "Mounting Specifications" - Section 6.3: Updated footprint dimensioning scheme in drawing	1004734 Rev 11	JCA	03/20/09

Please check  $\underline{www.logicpd.com/auth/downloads/i.MX31/}$  for the latest revision of this specification, product change notifications, and additional documentation for the i.MX31 SOM-LV.

# **Table of Contents**

1	Intr	roduction	
	1.1	Product Overview	
	1.2	Acronyms	
	1.3	Scope of Document	2
	1.4	SOM-LV Interface	2
	1.5	i.MX31-10 SOM-LV Block Diagram	4
	1.6	Electrical, Mechanical, and Environmental Specifications	
		.1 Absolute Maximum Ratings	
		.6.1.1 Recommended Operating Conditions	4
2		ectrical Specification	
	2.1		
		.1 i.MX31 Microcontroller	
		.2 i.MX31 Microcontroller Block Diagram	
	2.2	Clocks	
	2.3	Memory	
	2.3		
	2.3		
	2.3		
	2.3		
	2.3		
	2.4		
	2.5	Audio Codec	
	2.6	Display Interface	
	2.7	Serial Interfaces	
	2.7	.1 UARTA	10
	2.7	.2 UARTB	10
	2.7	.3 UARTC	10
	2.7	7.4 CSPI	10
	2.7	.5 I2C	10
	2.8	USB Interface	10
	2.9	ADC/Touch Interface	
		General Purpose I/O	
		Onboard Logic Interfaces	
		Expansion/Feature Options	
3		stem Integration	
J	3.1		
	3.1		
	-	.1 Master Reset (MSTR_nRST)—Reset Input	
		2 SOM-LV Reset (RESET_nOUT)—Reset output	
	-		
	3.3	Booting from Internal or External Memory	
	3.4	Interrupts	
	3.5	JTAG Debugger Interface	
	3.6	Power Management	
	3.6		
	-	3.6.1.1 MAIN_BATTERY	
	-	3.6.1.2 5V	
		3.6.1.3 3.3V_IN	
		3.6.1.4 3.3V_uP_BATT	
	3.6	5.2 System Power Management	14
	3.6		
	3	3.6.3.1 Run State	15
		3.6.3.2 Suspend State	
		3.6.3.3 Standby State	
	3.7	ESD Considerations	
	J.,		. •

4 Memory & I/O Mapping	
5 Pin Descriptions & Functions	
5.1 J1 Connector 240-Pin Descriptions	17
5.2 J2 Connector 240-Pin Descriptions	
6 Mechanical Specifications	
6.1 Interface Connectors	
6.2 Mounting Specifications	29
6.2.1 Support Spacers	
6.2.2 Screw Size	
6.2.3 Washers	_
6.3 i MX31 SOM-I V Mechanical Drawings	_

# **Table of Figures**

Figure 1.1: SOM-LV Advantages	(
Figure 1.2: i.MX31-10 SOM-LV Block Diagram	4
Figure 2.1: i.MX31 Microcontroller Block Diagram	-

# 1 Introduction

# 1.1 Product Overview

The i.MX31 System on Module (SOM) is a compact, productready hardware and software solution that fast forwards your embedded product design.

Designed in the SOM-LV form factor, the i.MX31 module offers essential features for handheld and embedded networking applications. Use of custom baseboards makes the SOM-LV the ideal foundation for OEMs developing handheld and compact products. The SOM-LV provides a common reference pin-out on its expansion connectors, which enables easy scalability when new functionality or performance is required.

Application development is performed right on the product-ready i.MX31 SOM-LV and software Board Support Packages (BSPs), which enables you to seamlessly transfer your application code and hardware into production.

The i.MX31 SOM-LV is ideal for applications in the medical, point-of-sale, industrial, and security markets. From patient monitoring and medical imaging, to card payment terminals and bar code readers, to CCTV cameras and intruder alarms, the i.MX31 SOM-LV allows for powerful versatility and long-life products.

#### 1.2 Acronyms

ADC	Analog to Digital Converter
BSP	Board Support Package

BTB Board-to-Board

CCM Clock Controller Module

CSPI Configurable Serial Peripheral Interface

DDR Double Data Rate (RAM)
DMA Direct Memory Access
ECB Event Control Block
ESD Electrostatic Discharge
FIFO First In First Out

GPIO General Purpose Input Output

GPO General Purpose Output

HR-TFT High Reflective-Thin Film Transistor (LCD)

I2C Inter-Integrated Circuit

I2S Inter-Integrated Circuit Sound

IC Integrated Circuit

IDC Insulation Displacement Connector

I/O Input/Output IRQ Interrupt Request

ISA Industry Standard Architecture

LCD Liquid Crystal Display
LDO Low Dropout (Regulator)

LoLo LogicLoader™ OTG On-the-Go (USB) PCB Printed Circuit Board

PCMCIA Personal Computer Memory Card Internation Association (PC Cards)

PHY Physical Layer
PLL Phase Lock Loop
PWM Pulse Width Modulation
RTC Real Time Clock

SDIO Secure Digitial Input Output

SDRAM Synchronous Dynamic Random Access Memory

SOM System on Module

SSI Synchronous Serial Interface SSP Synchronous Serial Port

SPI Standard Programming Interface
STN Super-Twisted Nematic (LCD)
TFT Thin Film Transistor (LCD)
TSC Touch Screen Controller
TTL Transistor-Transistor Logic

UART Universal Asynchronous Receive Transmit

WEIM Wireless External Interface Module

# 1.3 Scope of Document

This Hardware Specification is unique to the design and use of the i.MX31-10 SOM-LV as designed by Logic and does not intend to include information outside of that scope. Detailed information about the Freescale i.MX31 processor or any other device component on the SOM can be found in their respective manuals and specification documents. Specific documents mentioned within this Hardware Specification include:

- LogicLoader User's Manual (available from Logic at www.logicpd.com/auth/)
- i.MX31-10 SOM-LV Schematics (available from Logic at <a href="https://www.logicpd.com/auth/">www.logicpd.com/auth/</a>)
- i.MX31 Reference Manual (available from Freescale® at <u>www.freescale.com/iMX</u>)
- i.MX31 Data Sheet (available from Freescale at <u>www.freescale.com/iMX</u>)
- MC13783 Data Sheet (available from Freescale's website)
- USB 2.0 Specification (available from USB.org at <u>www.usb.org/developers/docs/</u>)

#### 1.4 SOM-LV Interface

Logic's common SOM-LV interface allows for easy migration to new processors and technology. Logic is constantly researching and developing new technologies to improve performance, lower cost, and increase feature capabilities. By using the common SOM-LV footprint, it is possible to take advantage of Logic's work without having to re-spin the old design. Contact Logic sales for more information.

In fact, encapsulating a significant amount of your design onto the SOM-LV reduces any long-term risk of obsolescence. If a component on the SOM-LV design becomes obsolete, Logic will simply design for an alternative part that is transparent to your product. Furthermore, Logic tests all SOMs prior to delivery, decreasing time-to-market and ensuring a simpler and less costly manufacturing process.




Figure 1.1: SOM-LV Advantages

# 1.5 i.MX31-10 SOM-LV Block Diagram




Figure 1.2: i.MX31-10 SOM-LV Block Diagram

# 1.6 Electrical, Mechanical, and Environmental Specifications

## 1.6.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
DC 3.3 V Supply Voltage	3.3V_IN	VSS-0.3 to 3.6	V
DC Main Battery Input Voltage	MAIN_BATTERY	VSS-0.3 to 4.65	٧
RTC Backup Battery Voltage	3.3V_uP_BATT	VSS-0.3 to 4.65	V

**NOTE:** These stress ratings are only for transient conditions. Operation at, or beyond, absolute maximum rating conditions may affect reliability and cause permanent damage to the SOM-LV and its components.

# 1.6.1.1 Recommended Operating Conditions

CPU power rails are sequenced on the module. The following numbers are based on tests conducted with a standard i.MX31 SOM-LV (MIMX31CSOM) and standard LV-Baseboard included with the i.MX LITEKIT. These tests try to exclude peripheral current consumption as much as possible; therefore, no peripherals (e.g., cables, devices, LCD) are connected to the board during the test.

Parameter	Min	Typical	Max	Unit	Notes
DC Main Battery Input Voltage	2.7	3.3	4.2	V	
DC Main Battery Active Current (2)	_	310	_	mA	1, 2
DC Main Battery Active Current (3)	_	310	_	mA	1, 3
DC Main Battery Active Current (4)	_	288		mA	1, 4
DC Main Battery Idle Current	_	112	_	mA	1, 5
DC Main Battery Suspend Current	_	18	_	mA	1, 6
DC 3.3 V Voltage	3.0	3.3	3.6	V	
DC 3.3 V Active Current (2)	_	136	_	mA	1, 2
DC 3.3 V Active Current (3)	_	206		mA	1, 3
DC 3.3 V Active Current (4)	_	122	_	mA	1, 4
DC 3.3 V Idle Current	_	118	_	mA	1, 5
DC 3.3 V Suspend Current	_	124	_	mA	1, 6
Commercial Operating Temperature	0	25	70	°C	
Extended Operating Temperature	-30	_	85	°C	
Storage Temperature	-40	25	85	°C	
Dimensions	_	59.1 x 76.2 x 7.9	_	mm	
Weight	_	25.5		Grams	7
Connector Insertion/Removal	_	50		Cycles	8
Input Signal High Voltage	0.7 x VREF	_	VREF	V	9
Input Signal Low Voltage	GND	_	0.3 x VREF	V	9
Output Signal High Voltage	0.8 x VREF	_	VREF	V	9
Output Signal Low Voltage	GND	_	0.2 x VREF	V	9

### Notes:

- 1. Processor running at 400 MHz.
- 2. Full Run [Active], while(1) loop in LogicLoader. No peripherals attached.
- 3. Full Run [Active], while(1) loop in LogicLoader with Ethernet enabled and cable attached. No peripherals attached except Ethernet cable.
- 4. WinCE Running FloatingPoint application. No peripherals attached.
- 5. WinCE Idle. No peripherals attached.
- 6. WinCE Suspend. No peripherals attached.
- 7. May vary depending on SOM-LV configuration.
- 8. Based on connector manufacturer's specification.
- 9. VREF represents the peripheral IO supply reference for the specific CPU voltage rail.

# 2 Electrical Specification

# 2.1 Microcontroller

#### 2.1.1 i.MX31 Microcontroller

The i.MX31-10 SOM-LV uses Freescale's highly integrated i.MX31 processor. This device features the ARM1136JF-S core and provides many integrated on-chip peripherals, including:

- Integrated ARM1136JF-S Core
  - □ 32-bit ARM 11 core
  - □ Vectored floating point unit
  - □ 32x16 MAC
  - □ 16 Kbytes instruction cache
  - □ 16 Kbytes data L1 cache
  - □ 128 Kbyte L2 cache
  - □ 16 Kbyte SRAM
  - □ 32 Kbyte ROM
- Integrated LCD Controller
  - □ Up to 800 x 600 x 18-bit color
- Five UARTs
- I2S codec interface
- One high-speed USB 2.0 On-the-Go (OTG) controller and two USB 2.0 host interfaces
- Many general purpose I/O (GPIO) signals
- 32 independent DMA channels
- Programmable timers
- RTC
- Low power modes

See Freescale's *MCIMX31 Reference Manual* and *i.MX31 Data Sheet* for additional information. www.freescale.com/iMX

**IMPORTANT NOTE:** Please visit www.freescale.com/iMX for errata on the i.MX31.

# 2.1.2 i.MX31 Microcontroller Block Diagram




Figure 2.1: i.MX31 Microcontroller Block Diagram

#### 2.2 Clocks

The i.MX31 requires an oscillator and crystal to enable proper internal timing. A 26.000 MHz oscillator is used to generate many of the processor's internal clocks via a series of PLLs and signal dividers. To generate the core CPU clock, the 26.000 MHz signal is run through a Digital PLL controlled by the Clock Controller Module (CCM) register. Divisors are used to divide down the internal bus frequency to set the LCD, memory controller, camera interface, etc.

**IMPORTANT NOTE:** Please see Freescale's *i.MX31 Reference Manual* for additional information about processor clocking.

The second required crystal runs at 32.768 kHz. The 32.768 kHz clock is used for processor start up and as a reference clock for the Real Time Clock (RTC) Module.

The i.MX31's microcontroller core clock speed is initialized by software on the SOM-LV. The SDRAM bus speed is set at 133 MHz in LogicLoader. Other clock speeds, such as core speed and specific serial baud rates, can be supported and modified in software for specific user applications.

The i.MX31-10 SOM-LV provides an external bus clock, uP\_BUS\_CLK. The uP\_BUS\_CLK, which is connected to the processor's BCLK pin, is disabled by default. uP\_SDCLK and uP\_nSDCLK serve as the DDR RAM clocks on the i.MX31-10 SOM-LV.

i.MX31 Microcontroller Signal Name	i.MX31-10 SOM-LV Net Name	Default Software Value in LogicLoader	
CORE	N/A	Up to 532 MHz	
SDCLK	uP_SDCLK	133 MHz	
SDCLK_B	uP_nSDCLK	133 MHz	
BLCK	uP_BUS_CLK	Not configured	

#### 2.3 Memory

#### 2.3.1 Low Power DDR Synchronous DRAM

The i.MX31-10 SOM-LV uses a 32-bit memory bus to interface to Low Power DDR SDRAM. The memory can be configured as 32, 64, 128, or 256 MBytes in order to meet the user's memory requirements and cost constraints. Logic's default memory configuration on the SOM-LV included in the Development Kit is specified as 128 MBytes.

#### 2.3.2 Direct Memory Access (DMA)

The Freescale i.MX31 microcontroller has a direct memory access controller which contains multiple DMA channels (31) for use with internal peripherals to achieve highly efficient data throughput. For more information on using the DMA interface, please refer to the *i.MX31 Reference Manual*.

#### 2.3.3 NOR Flash

The i.MX31-10 SOM-LV uses a 16-bit memory bus to interface to NOR flash memory chips. The onboard SOM-LV memory can be configured as 0, 2, or 4 MBytes to meet the user's flash requirements and cost constraints. Logic's default flash configuration is 2 MBytes on the SOM-LV included in the standard Development Kit. Because flash is one of the most expensive components on the i.MX31-10 SOM-LV, it is important to contact Logic when determining the necessary flash size for final product configuration. NAND flash is a lower cost alternative that should be considered for final product configuration.

It is possible to expand the system's non-volatile storage capability by adding external flash ICs, SD memory, CompactFlash®, or NAND flash. See the i.MX31-10 Development Kit for reference designs or contact Logic for other possible peripheral designs.

#### 2.3.4 NAND Flash

The i.MX31-10 SOM-LV uses an 8-bit memory bus to interface to NAND flash. The product supports configurations of 16, 32, 64, 128 MBytes, and other sizes, depending on NAND

availability. The SOM-LV included in the standard Development Kit contains 64 MBytes of NAND flash. Please contact Logic for more information.

#### 2.3.5 PC Card Interface

The i.MX31-10 SOM-LV CPU directly supports a single PCMCIA or CompactFlash slot. The i.MX31-10 SOM-LV uses internal logic to provide the necessary signals for a PC card interface. The development kit reference design includes a hot-swappable CompactFlash connector. Additional CompactFlash slots can be added using the WEIM bus. Contact <a href="mailto:platformsupport@logicpd.com">platformsupport@logicpd.com</a> for more information on implementing additional slots.

#### 2.4 10/100 Ethernet Controller

The i.MX31-10 SOM-LV uses an SMSC 9117 Ethernet controller to provide an easy-to-use networking interface. The four analog PHY interface signals (transmit/receive) each require an external impedance matching circuit to operate properly. Logic provides an example circuit schematic in the i.MX31-10 Development Kit for reference. Please note the TX+/- and RX+/- pairs must be routed as differential pairs on the baseboard PCB.

#### 2.5 Audio Codec

The i.MX31 processor has a Synchronous Serial Interface (SSI) controller that can support AC97 and I2S formats. This SSI controller implements a 5-pin serial interface to the I2S audio codec, in this case the Freescale MC13783. From the codec on the i.MX31-10 SOM-LV, the outputs are CODEC\_OUTL and CODEC\_OUTR. These signals are available from the expansion connectors.

The codec on the i.MX31 SOM-LV performs up to full-duplex codec functions and supports variable sample rates from 8k–96k samples per second.

**NOTE:** The Freescale i.MX31 SOM-LV also offers an SSI interface for other codec devices. This interface provides a digital interface that is multiplexed with the signals from the SSI controller. If you are looking for a different codec option, Logic has previously interfaced different high-performance audio codecs into other SOM-LVs. Contact Logic for assistance in selecting an appropriate audio codec for your application.

#### 2.6 Display Interface

Freescale's i.MX31 microcontroller has a built in LCD controller supporting STN, color STN, HR-TFT, and TFT panels at up to 800 x 600 x 18-bit color resolution. See the *i.MX31 Reference Manual* for further information on the integrated LCD controller. The signals from the i.MX31's LCD controller are organized by bit and color and can be interfaced through the expansion connectors. Logic has written drivers for numerous panels of different types and sizes. Please contact Logic before selecting a panel for your application.

**IMPORTANT NOTE:** Using the internal graphics controller will affect processor performance. Selecting display resolutions and color bits per pixel will vary processor busload.

#### 2.7 Serial Interfaces

The i.MX31-10 SOM-LV comes with the following serial channels: UARTA, UARTB, UARTC, CSPI, and two I2C ports. If additional serial channels are required, please contact Logic for reference designs. Please see the *i.MX31 Reference Manual* for further information regarding serial communications.

#### 2.7.1 UARTA

UARTA has been configured to be the i.MX31-10 Development Kit's main serial port. It is an asynchronous 16C550-compatible UART. This UART provides a high-speed serial interface that uses First In / First Out (FIFO) and is capable of sending and receiving serial data simultaneously. The signals from the SOM-LV are Transistor-Transistor Logic (TTL) level signals, not RS232 level signals. The user must provide an external RS232 transceiver for RS232 applications. Logic has provided an example reference design with the Development Kit. When choosing an RS232 transceiver, the user should keep in mind cost, availability, ESD protection, and data rates.

UARTA's baud rate is set by default to 115.2 Kbits/s, though it supports most common serial baud rates.

#### 2.7.2 **UARTB**

Serial Port UARTB is an asynchronous 16C550-compatible UART. This UART is a high-speed serial interface that uses FIFO and is capable of sending and receiving serial data simultaneously. The signals from the SOM-LV are TTL level signals, not RS232 level signals. UARTB's baud rate can also be set to most common serial baud rates.

#### 2.7.3 **UARTC**

Like UARTB, Serial Port UARTC is an asynchronous 16C550-compatible UART. This UART is a high-speed serial interface that uses FIFO and is capable of sending and receiving serial data simultaneously. The signals from the SOM-LV are TTL level signals, not RS232 level signals. UARTC's baud rate can also be set to most common serial baud rates.

#### 2.7.4 CSPI

The Configurable Serial Peripheral Interface (CSPI) is used on the SOM-LV to communicate with the onboard EEPROM and MC13783 codec. There are two chip selects available to the user. Please see the *i.MX31 Reference Manual* for further information.

#### 2.7.5 I2C

The i.MX31-10 SOM-LV supports two external I2C ports. Both ports' clock and data signals have 2.2K pull-up resistors to their respective power rails. Please see the *i.MX31 Reference Manual* for further information.

#### 2.8 USB Interface

The i.MX31 SOM-LV supports one USB 2.0 high-speed host port and one USB 2.0 On-the-Go (OTG) port which can function as a host or device/client. Both ports can operate at up to 480 Mb/s. The processor has the USB controller internal to the device for both the host and OTG port. The SOM-LV has external PHYs to support both interfaces. The PHYs are Philips ISP1504 devices. For more information on using both the USB host and OTG interfaces, please see the *i.MX31 Reference Manual*.

**IMPORTANT NOTE:** In order for USB to be correctly implemented on the i.MX31 SOM-LV, additional impedance matching circuitry may be required on the USBx\_D+ and USBx\_D- signals before they can be used. USB 2.0 requirements specify the signals must be routed as differential pairs with a 90 ohm differential impedance. Refer to the USB 2.0 specification for detailed information.

#### 2.9 ADC/Touch Interface

The i.MX31-10 SOM-LV uses the MC13783 integrated touch screen controller. The controller includes a 13-bit analog-to-digital converter (ADC). This TSC is used to support standard 4-wire resistive touch panels. The TSC has 6 A/D signals that are available externally off the connectors. The device is connected to the CPU by the CSPI interface. Please see the MC13783 Datasheet for more information.

# 2.10 General Purpose I/O

Logic designed the i.MX31-10 SOM-LV to be flexible and provided multiple options for analog and digital GPIO. There are numerous digital GPIO pins on the SOM-LV that interface to the i.MX31. See the "Pin Descriptions" section of this hardware specification for more information. If certain peripherals are not desired, such as the LCD controller, chip selects, IRQs, or UARTS, then multiple GPIO pins become available. **Not all peripheral pins can be used as GPIOs**; verify your GPIO selection against Table 4-8 in the *i.MX31 Reference Manual*, available from Freescale's website.

# 2.11 Onboard Logic Interfaces

The onboard Logic interfaces are used to create additional functionality on the SOM-LV with the support of a few discrete logic components. The logic interface provides memory map selection between multiple chips as well as buffer direction and output control.

#### **Memory Map**

The onboard Logic creates a 2-area memory map from two CPU chip selects. When chip select 4 is asserted and A23 is low, onboard logic asserts the WRLAN\_nCS signal, which is the onboard SMSC LAN9117 Ethernet chip enable. Asserting chip select 4 low and A23 high asserts the FAST nCS signal, which goes off-board for customer use.

Chip Select Offset		Device/Feature	Notes
nCS4	+ 0x00	WRLAN_nCS (Ethernet)	
nCS4	+ 0x00800000		Offset is accurate when CS4 is setup for 16 bit accesses

#### 2.12 Expansion/Feature Options

The i.MX31-10 SOM-LV was designed for expansion and a variable feature set, providing all the necessary control signals and bus signals to expand the user's design. Some of these signals are buffered and brought out to the expansion connectors. It is possible for a user to expand the SOM-LV's functionality even further by adding host bus or ISA bus devices. Some features that are implemented on the i.MX31, but are not discussed herein, include: RTC, pulse width modulation (PWM), Secure Digital, SIM card, SDIO cards, graphics accelerator, MPEG encoder, Image Processing Unit, 1wire interface, ATA interface, FIR, and the debug module. See the *i.MX31 Reference Manual* and the *i.MX31-10 SOM-LV Schematics* for more details. Logic has experience implementing additional options, including other audio codecs, Ethernet ICs, coprocessors, and components on SOM-LV boards. Please contact Logic for potential reference designs before selecting your peripherals.

# 3 System Integration

# 3.1 Configuration

The i.MX31-10 SOM-LV was designed to meet multiple applications for users with specific design and budget requirements. As a result, this SOM-LV supports a variety of embedded operating systems and supports the following hardware configurations:

- Flexible memory footprint: 64 or 128 MB Low Power DDR SDRAM
- Flexible NOR flash footprint: 0, 2, or 4 MB NOR flash
- Flexible NAND flash footprint: 0, 16, 32, 64 MB, or larger NAND flash
- Optional SMSC LAN9117 10/100 Ethernet controller

Please contact Logic for additional hardware configurations to meet your application needs.

#### 3.2 Resets

The SOM-LV has a reset input (MSTR\_nRST) and a reset output (RESET\_nOUT). MSTR\_nRST should be used by external devices to assert reset to the product. RESET\_nOUT should be used to indicate to other devices that the SOM-LV is in reset.

## 3.2.1 Master Reset (MSTR\_nRST)—Reset Input

Logic suggests that custom designs implemented with the i.MX31-10 SOM-LV use the MSTR\_nRST signal as the "pin hole" reset used in commercial embedded systems. The MSTR\_nRST triggers a power-on-reset event to the i.MX31 and resets the entire CPU.

**IMPORTANT NOTE:** Any custom reset circuit design should guard the assertion of the reset lines during a low power state so as to prevent power-up in a low or bad power condition. (Powering-up in a low or bad power condition will cause data corruption and possible temporary system lockup). See the section entitled "Power Management" for further details. Either one of the following two conditions will cause a system-wide reset: power on the MSTR\_nRST signal or a low pulse on the MSTR\_nRST signal.

#### Low Pulse on MSTR nRST Signal

A low pulse on the MSTR\_nRST signal of the reset chip, asserted by an external source (for example, the reset button on the custom design application) will bring MSTR\_nRST low until the assertion source is de-asserted. There is no delay beyond the de-assertion of the external MSTR\_nRST signal source, so the custom design must ensure that the assertion time is sufficient for all related peripherals.

Logic suggests that for any external assertion source that triggers the MSTR\_nRST signal, analog or digital, de-bouncing should be used to generate a clean, one-shot reset signal.

### 3.2.2 SOM-LV Reset (RESET\_nOUT)—Reset output

All hardware peripherals should connect their hardware-reset pin to the RESET\_nOUT signal on the expansion connector. Internally all SOM-LV peripheral hardware reset pins are connected to the RESET\_nOUT net.

If the output of the onboard voltage-monitoring circuit is asserted (active low), the user can expect to lose information stored in RAM. The data loss occurs because the CPU is reset to its reset defaults.

### 3.3 Booting from Internal or External Memory

The i.MX31 SOM-LV is configured by default to boot from onboard flash. To boot from external memory, tie EXT\_BOOT\_nSELECT to ground.

# 3.4 Interrupts

The i.MX31 incorporates the ARM1136JF-S Vectored Interrupt Controller (AVIC) which provides up to 64 interrupt sources to the ARM core. Refer to Freescale's *i.MX31 Reference Manual* for further information on using interrupts.

# 3.5 JTAG Debugger Interface

The JTAG connection on the i.MX31 allows recovery of corrupted flash memory and real-time application debug. When choosing a debugger product, remember that many different third-party JTAG debuggers are available for Freescale microcontrollers. The following signals make up the JTAG interface to the i.MX31: TDI, TMS, TCK, TDO, nTRST, RTCK, MSTR\_nRST, and nDE. These signals should interface directly to a 20-pin 0.1" through-hole connector, as shown on the baseboard reference schematics.

**IMPORTANT NOTE:** When laying out the 20-pin connector, realize it may not be numbered as a standard 20-pin 0.1" insulation displacement connector (IDC) through-hole connector. See i.MX31-10 Development Kit reference design for further details. Each JTAG tool vendor may define the 20-pin IDC connector pin-out differently.

# 3.6 Power Management

#### 3.6.1 System Power Supplies

In order to ensure a flexible design, the i.MX31-10 SOM-LV was designed to have the following power areas: MAIN\_BATTERY, 5V, 3.3V\_IN, 3.3V\_uP\_BATT. All power areas are inputs to the SOM-LV. The module also provides reference voltages to specific peripheral areas. Reference voltages are named VREF\_xxxx on the expansion connectors, are outputs from the SOM-LV, and should be used as reference voltage inputs to level shifting devices on baseboard designs.

#### 3.6.1.1 MAIN\_BATTERY

The MAIN\_BATTERY input is the main source of power for the SOM-LV. This input expects a voltage within typical single lithium-ion battery limits which generally operate from 2.7 V to 4.2 V. If a lithium-ion battery is not used as the main power source, it is recommended to supply a fixed 3.3 V supply. The MC13783 power management controller takes the MAIN\_BATTERY rail input and creates all onboard voltages. If the design is required to maintain RAM contents in a critical power situation (e.g., low battery, loss of power), the MAIN\_BATTERY supply should be maintained above the minimum level at all costs (see "Electrical Specification," Section 2). Logic suggests using Standby mode to prepare the system for a critical power condition. In this way, the SDRAM is placed into self-refresh and the processor is placed into the Standby state. (Please note the description of Standby mode in Section 3.5.3.3 below.) This supply must stay within the acceptable levels specified in Section 2 of this manual, "Electrical Specification," unless experiencing power down or critical power conditions.

**Note:** The MC13783 power management controller has the following default values for PUMS[3:1]:

Default value for PUMS3 = Open Default value for PUMS2 = Ground

#### Default value for PUMS1 = Open

#### 3.6.1.2 5V

The charging circuitry is not populated on standard i.MX31 SOM-LVs; therefore, the 5V input needs to be tied to GND on the baseboard.

**Note:** If you have a custom i.MX31 SOM-LV that populates the charging circuitry, this 5V input should be supplied through a 5V supply on the baseboard. Custom configuration SOM-LVs are only available through the official Custom Module NPI Process. Please contact Logic Sales for more information about the Custom Module NPI Process: product.sales@logicpd.com.

#### 3.6.1.3 3.3V\_IN

The 3.3V\_IN rail is used to power a few legacy devices on the SOM-LV which require 3.3 volts. The baseboard should provide 3.3V to the SOM-LV; typically, this is implemented as a low dropout (LDO) or switching regulator connected to the MAIN\_BATTERY power source. This supply must stay within the acceptable levels specified in Section 2 of this manual, "Electrical Specification," unless experiencing power down or critical power conditions. Under critical power conditions, Logic suggests notifying the system through the assertion of a Standby sequence first, and then powering this supply off.

## 3.6.1.4 3.3V\_uP\_BATT

This power rail is used to power the onboard Real Time Clock (RTC) and power management state machine internal to the MC13783 power management controller. This power rail should always be powered to maintain the clock and power state of the product. A lithium-ion coin cell typically supplies power to this rail. The MC13783 overrides this input when MAIN\_BATTERY is applied.

#### 3.6.2 System Power Management

Good power management design is important in any system development and embedded system design is no exception. In embedded system design, power management is typically one of the most complicated areas due to the dramatic effect it has on the product cost, performance, usability, and overall customer satisfaction. Many factors affect a power-efficient hardware design: power supply selection (efficiency), clocking design, IC and component selection, etc. The i.MX31-10 SOM-LV was designed to keep these aspects in mind while providing maximum flexibility in software and system integration.

On the i.MX31 there are many different software configurations that drastically affect power consumption: microcontroller core clock frequency, bus clock frequency, peripheral clocks, bus modes, power management states (Run, Wait, Doze, State Retention, and Deep Sleep); peripheral power states and modes; product user scenarios; interrupt handling; and display settings (resolution, backlight, refresh, bits per pixel, etc). These settings are typically initialized in the startup software routines and may be later modified in the operating system and application software. Information for these items can be found in the appropriate documents such as the *LogicLoader User's Manual* or the specific BSP manual.

#### 3.6.3 Microcontroller

The i.MX31 processor power management's scheme was designed to be easy to use. There are five power management modes provided in the i.MX31 microcontroller: Run, Wait, Doze, State Retention, and Deep Sleep. Logic Product Development BSPs have simplified the power management scheme to three power states: Run, Suspend, and Standby. Please see the

descriptions of all three states below, as well as Freescale's *i.MX31 Reference Manual*, for more details.

#### 3.6.3.1 Run State

Run is the i.MX31 SOM-LV's normal operating state in which oscillator inputs and all clocks are hardware enabled. The i.MX31 can enter Run mode from any state. A Standby-to-Run transition occurs on any valid wakeup event, such as the assertion of MSTR\_nRST or any enabled interrupt signal. All required power supplies are active in this state. Please see Freescale's *i.MX31 Reference Manual* for further information.

#### 3.6.3.2 Suspend State

Suspend is the i.MX31 SOM-LV's hardware power-down state, allowing for lower power consumption. The Suspend state is designed to reduce power consumption while the i.MX31 is waiting for an event, such as a keyboard input. In Logic BSPs, the Suspend state is entered by asserting the nSUSPEND signal or through software. The Wait, Doze, or State Retention power state is entered. All power supplies remain active and system context is retained. An internal or external wakeup event can cause the processor to transition back to Run mode. Please see Freescale's i.MX31 Reference Manual for further information.

#### 3.6.3.3 Standby State

Standby is the i.MX31 SOM-LV's lowest power state. This state is entered in Logic BSPs by asserting the nSTANDBY signal or through software. The i.MX31 processor is put into Stop state and all clocks are stopped. The MAIN\_BATTERY power rail should be maintained if the Low Power DDR RAM contents wish to be retained. Internal or external wakeup events can cause a return to the Run state.

#### 3.7 ESD Considerations

The i.MX31 SOM-LV was designed to interface to a customer's peripheral board, while remaining low cost and adaptable to many different applications. The SOM-LV does not provide any onboard ESD protection circuitry—this must be provided by the product it is used in. Logic has extensive experience in designing products with ESD requirements. Please contact Logic if you need any assistance in ESD design considerations.

# 4 Memory & I/O Mapping

On the Freescale i.MX31 microcontroller, all address mapping for the Wireless External Interface Module (WEIM) and external chip selects is fixed. Please consult Freescale's *i.MX31 Reference Manual* for details.

# **DDR RAM and shared WEIM Bus**

Mapped "Chip Select" signals for the FlexBus are available as outputs from the microcontroller and are assigned as follows:

i.MX31 Chip Select	CSCRxU	CSCRxL	CSCRxA	Off-board Signal Name	Notes
CS0	0x0000CF03	0xA0330D01	0x00220800	BOOT_nCS	Onboard NOR flash (0, 2, or 4 MB) or external boot device when EXT_BOOT_SELECT=0.
CS1	0x00000000	0x00000000	0x00000000	uP_nCS_A_EXT	Available for use by an off-board device as uP_nCS_A_EXT
CS2/CSD0	-	_	-	-	DDR RAM chip select 0 (64 or 128 MB)
CS3/CSD1	0x00000000	0x00000000	0x00000000	uP_nCS_B_EXT	Available for use by an off-board device as uP_nCS_B_EXT
CS4	0x00008701	0x04000541	0x00010000	FAST_nCS	Shared Area: LAN 9117 access when A23=0, off-board external use when A23=1 as FAST_nCS
CS5	0x00000000	0x00000000	0x00000000	SLOW_nCS	Available for use by an off-board device as SLOW_nCS

Chip select timings are based on the ARM AHB clock, also know as HCLK. For the i.MX31 SOM-LV, this clock is currently set to 133 MHz.

Please consult the *LogicLoader User's Manual* and the *LogicLoader User's Manual Addendum* for the i.MX31 SOM-LV for complete memory map information.

# 5 Pin Descriptions & Functions

**IMPORTANT NOTE:** The following pin descriptions and states are described after the initialization of LogicLoader (bootloader). Many of the signals defined in the tables below can be configured as input or outputs and have different functions. All GPIOs on the i.MX31 can be configured as either inputs or outputs, but not all pins can be configured as GPIOs (reference Table 4-8 in Freescale's *i.MX31 Reference Manual* for more details). It is critical to review all signals in the final design (both electrical and software) to verify the necessary configuration (external pull-ups/pull-downs).

# 5.1 J1 Connector 240-Pin Descriptions

J1 Pin#	Signal Name	I/O	Voltage	Description
1	RFU	I/O	NA	Reserved for future use. Do not connect.
2	RFU	I/O	NA	Reserved for future use. Do not connect.
3	RFU	I/O	NA	Reserved for future use. Do not connect.
4	RFU	I/O	NA	Reserved for future use. Do not connect.
5	RFU	I/O	NA	Reserved for future use. Do not connect.
6	RFU	I/O	NA	Reserved for future use. Do not connect.
7	RFU	I/O	NA	Reserved for future use. Do not connect.
8	RFU	I/O	NA	Reserved for future use. Do not connect.
9	RFU	I/O	NA	Reserved for future use. Do not connect.
10	RFU	I/O	NA	Reserved for future use. Do not connect.
11	DGND	I	GND	Ground. Connect to digital ground.
12	DGND	I	GND	Ground. Connect to digital ground.
13	uP_nWAKEUP	I	1.8V	Active low. Software can use this signal as an interrupt to transition to RUN state from lower power states. Software is required for proper operation. This signal has a 10K pull-up to 1.8V.
14	ETHER_TX+	0	3.3V	This output pair drives 10/100 Mb/s Manchester-encoded data to the 10/100 BASE-T transmit lines. Route as differential pair with ETHER_TX(-). Requires external magnetics. See example i.MX LITEKIT baseboard designs for reference components.
15	nSUSPEND	I	2.775V	Active low. Use this signal to enter and exit low power states from the run state. This signal remains powered and are pull up through a 10K resistor to a voltage (2.775V) internal to the SOM in all power states. Care should be taken to ensure that devices connected to these signals do not back power the internal rail through the 10K resistor. The signals should be driven low and floated to de-assert, a typical implementation is to connect one or more of these signals to a push button. Power management software is required to properly transition from the various power states.
				This output pair drives 10/100 Mb/s Manchester-encoded data to the 10/100 BASE-T transmit lines. Route as differential pair with ETHER TX(+). Requires external magnetics. See example
16	ETHER_TX-	0	3.3V	i.MX LITEKIT baseboard designs for reference components.
17	nSTANDBY		2.775V	Active low. Use this signal to enter and exit low power states from the run state. This signal remains powered and are pull up through a 10K resistor to a voltage (2.775V) internal to the SOM in all power states. Care should be taken to ensure that devices connected to these signals do not back power the internal rail through the 10K resistor. The signals should be driven low and floated to de-assert, a typical implementation is to connect one or more of these signals to a push button. Power management software is required to properly transition from the various power states.

J1 Pin#	Signal Name	I/O	Voltage	Description
				This input pair receives 10/100 Mb/s Manchester-encoded data
				from the 10/100 BASE-T receive lines. Route as differential pair
				with ETHER_RX(-). Requires external magnetics. See example
18	ETHER_RX+	l	3.3V	i.MX LITEKIT baseboard designs for reference components.
				Tie to pin four of a USB 2.0 OTG compliant connector. This
				signal negotiates host/device operation with an external USB
				product. See example i.MX LITEKIT baseboard designs for
19	USB1_ID	I/O	5.0V	reference components.
				This input pair receives 10/100 Mb/s Manchester-encoded data
				from the 10/100 BASE-T receive lines. Route as differential pair
20	ETHED DV		2 2)/	with ETHER_RX(+). Requires external magnetics. See example
20	ETHER_RX-	ļ.	3.3V	i.MX LITEKIT baseboard designs for reference components.  Ties to pin one of a USB 2.0 OTG compliant connector. This
				signal indicates to the USB controller that an external USB Host
				has been connected as well as provides power to USB Device
				peripherals. See example i.MX LITEKIT baseboard designs for
21	USB1 VBUS	ı	5.0V	reference components.
	0001_000	-	0.0 V	Active low. Asserts when there is valid Ethernet connection.
				Deasserts during Ethernet traffic indicating activity. See
				example i.MX LITEKIT baseboard designs for reference
22	LAN LED2	О	3.3V	components.
	<u> </u>	Ť	0.07	Active low. USB OTG over current flag. Indicates to PHY an
23	USB1 nOC	l l	3.3V	over current condition exists on the USB OTG port.
				Active low. Asserts to indicate operation speed, either 10 Mb or
				100 Mb connection. See example i.MX LITEKIT baseboard
24	LAN LED1	0	3.3V	designs for reference components.
	_			Active low. USB OTG power enable. Enables power to the
				external USB power switch. See example i.MX LITEKIT
25	USB1 PWR nEN	0	3.3V	baseboard designs for reference components.
				AC coupled to GND. Output from the SOM-LV that drives the
				impedance network and magnetics. Specific to Ethernet PHY
				requirements. See example i.MX LITEKIT baseboard designs
26	VREF_ETHERNET	0	NA	for reference components.
				USB OTG port 1 I/O data plus signal. Route as differential pair
				with USB1_D Follow USB 2.0 routing guidelines. Route pair
27	USB1_D+		3.3V	with 90 ohms differential impedance.
28	uP_AUX_CLK	0	1.8V	Processor's CLKO output.
				USB OTG port 1 I/O data minus signal. Route as differential pair
				with USB1_D+. Follow USB 2.0 routing guidelines. Route pair
29	USB1_D-	I/O	3.3V	with 90 ohms differential impedance.
				Active high. Software can use this signal to enter RUN from low
00	DWD ON		0.775)/	power modes. Software is required for correct operation. This
30	PWR_ON	1 	2.775V	signal has a 10K pull-up.
31	DGND	<u>  </u>	GND	Ground. Connect to digital ground.
32	DGND	ļl ļ	GND	Ground. Connect to digital ground.
				USB Host port 2 I/O data plus signal. Route as differential pair
22	LICES D.	1/0	2 2)/	with USB2_D Follow USB 2.0 routing guidelines. Route pair
33	USB2_D+	I/O	3.3V	with 90 ohms differential impedance.
34	uP_GPIO_7	I/O	2.7V (NVCC6)	
				USB Host port 2 I/O data minus signal. Route as differential pair
35	LISB3 D	1/0	3.3V	with USB2_D+. Follow USB 2.0 routing guidelines. Route pair
35 36	USB2_D- uP GPIO 6	I/O I/O	2.7V (NVCC6)	with 90 ohms differential impedance.  Processor GPIO available to user.
30	ui'_GFIU_0	1/0	2.1 V (INVCCO)	Active low. USB Host over current flag. Indicates to PHY an
37	USB2_nOC	l <sub>i</sub>	3.3V	over current condition exists on the USB Host port.
38	uP GPIO 5	I/O		Processor GPIO available to user.
50	ui _Gi iO_0	1/0	Z.7 V (NVCCO)	Active low. USB Host power enable. Enables power to the
				external USB power switch. See example i.MX LITEKIT
30	USB2 PWR nEN		3.3V	baseboard designs for reference components.
39 40	uP D0	0 I/O	1.8V	Processor Host bus (WEIM bus) data bit 0.
41	RFU	1/0	NA	Reserved for future use. Do not connect.
<del></del>	ואו ט	I/O	INA	preserved for future use. Do not confilect.

J1 Pin#	Signal Name	I/O	Voltage	Description	
42	uP D1	I/O	1.8V	Processor Host bus (WEIM bus) data bit 1.	
43	RFU	I/O	NA	Reserved for future use. Do not connect.	
44	uP D2	I/O	1.8V	Processor Host bus (WEIM bus) data bit 2.	
45	RFU	I/O	NA	Reserved for future use. Do not connect.	
46	uP D3	I/O	1.8V	Processor Host bus (WEIM bus) data bit 3.	
47	RFU	I/O	NA	Reserved for future use. Do not connect.	
48	uP_D4	I/O	1.8V	Processor Host bus (WEIM bus) data bit 4.	
				3.3V external enable pin. Active low, signals to the baseboard	
49	3.3V_nEN	0	2.7V	the 3.3V supply should be enabled.	
50	uP_D5	I/O	1.8V	Processor Host bus (WEIM bus) data bit 5.	
51	DGND	I	GND	Ground. Connect to digital ground.	
52	DGND	I	GND	Ground. Connect to digital ground.	
				Processor Host bus (WEIM bus) address bit 0. (see note 1 at	
53	A0 (DGND)	0	GND	the end of this table)	
54	uP_D6	I/O	1.8V	Processor Host bus (WEIM bus) data bit 6.	
55	A1 (uP_MA0)	0	1.8V	Processor Host bus (WEIM bus) address bit 1. (see note 1)	
56	uP_D7	1/0	1.8V	Processor Host bus (WEIM bus) data bit 7.	
57	A2 (uP_MA1)	0	1.8V	Processor Host bus (WEIM bus) address bit 2. (see note 1)	
58	uP_D8	1/0	1.8V	Processor Host bus (WEIM bus) data bit 8.	
59	A3 (uP_MA2)	0	1.8V	Processor Host bus (WEIM bus) address bit 3. (see note 1)	
60	uP_D9	1/0	1.8V	Processor Host bus (WEIM bus) data bit 9.	
61	A4 (uP_MA3)	0	1.8V	Processor Host bus (WEIM bus) address bit 4. (see note 1)	
62	uP_D10	1/0	1.8V	Processor Host bus (WEIM bus) data bit 10.	
63 64	A5 (uP_MA4) uP_D11	0	1.8V 1.8V	Processor Host bus (WEIM bus) address bit 5. (see note 1)	
65			1.8V	Processor Host bus (WEIM bus) data bit 11.	
	A6 (uP_MA5)	0	1.8V	Processor Host bus (WEIM bus) address bit 6. (see note 1)	
66 67	uP_D12 A7 (uP_MA6)	0	1.8V	Processor Host bus (WEIM bus) data bit 12.  Processor Host bus (WEIM bus) address bit 7. (see note 1)	
68	uP D13	1/0	1.8V	Processor Host bus (WEIM bus) data bit 13.	
69	A8 (uP MA7)	0	1.8V	Processor Host bus (WEIM bus) address bit 8. (see note 1)	
70	uP D14	1/0	1.8V	Processor Host bus (WEIM bus) data bit 14.	
71	DGND	ı, O	GND	Ground. Connect to digital ground.	
72	DGND	l'	GND	Ground. Connect to digital ground.	
73	A9 (uP MA8)	0	1.8V	Processor Host bus (WEIM bus) address bit 9. (see note 1)	
74	uP D15	1/0	1.8V	Processor Host bus (WEIM bus) data bit 15.	
75	A10 (uP MA9)	0	1.8V	Processor Host bus (WEIM bus) address bit 10. (see note 1)	
76	RFU		NA	Reserved for future use. Do not connect.	
77	A11 (uP MA10)	0	1.8V	Processor Host bus (WEIM bus) address bit 11. (see note 1)	
78	RFU		NA	Reserved for future use. Do not connect.	
79	A12 (uP_MA11)	0	1.8V	Processor Host bus (WEIM bus) address bit 12. (see note 1)	
80	RFU	I/O	NA	Reserved for future use. Do not connect.	
81	A13 (uP MA12)	0	1.8V	Processor Host bus (WEIM bus) address bit 13. (see note 1)	
82	RFU	I/O	NA	Reserved for future use. Do not connect.	
83	A14 (uP_A13)	0	1.8V	Processor Host bus (WEIM bus) address bit 14. (see note 1)	
84	RFU	I/O	NA	Reserved for future use. Do not connect.	
85	A15 (uP_A14)	0	1.8V	Processor Host bus (WEIM bus) address bit 15. (see note 1)	
86	RFU	I/O	NA	Reserved for future use. Do not connect.	
87	A16 (uP_A15)	0	1.8V	Processor Host bus (WEIM bus) address bit 16. (see note 1)	
88	RFU	I/O	NA	Reserved for future use. Do not connect.	
89	A17 (uP_A16)	0	1.8V	Processor Host bus (WEIM bus) address bit 17. (see note 1)	
90	RFU	I/O	NA	Reserved for future use. Do not connect.	
91	DGND	I	GND	Ground. Connect to digital ground.	
92	DGND	I	GND	Ground. Connect to digital ground.	
93	A18 (uP_A17)	0	1.8V	Processor Host bus (WEIM bus) address bit 18. (see note 1)	
94	RFU	I/O	NA	Reserved for future use. Do not connect.	
95	A19 (uP_A18)	0	1.8V	Processor Host bus (WEIM bus) address bit 19. (see note 1)	
96	RFU	I/O	NA	Reserved for future use. Do not connect.	
97	A20 (uP_A19)	0	1.8V	Processor Host bus (WEIM bus) address bit 20. (see note 1)	
98	RFU	I/O	NA	Reserved for future use. Do not connect.	

J1 Pin#	Signal Name	I/O	Voltage	Description
99	A21 (uP A20)	0	1.8V	Processor Host bus (WEIM bus) address bit 21. (see note 1)
100	RFU RFU	I/O	NA	Reserved for future use. Do not connect.
101	A22 (uP_A21)	0	1.8V	Processor Host bus (WEIM bus) address bit 22. (see note 1)
102	RFU	I/O	NA	Reserved for future use. Do not connect.
103	A23 (uP_A22)	0	1.8V	Processor Host bus (WEIM bus) address bit 23. (see note 1)
104	RFU	I/O	NA	Reserved for future use. Do not connect.
105	A24 (uP_A23)	0	1.8V	Processor Host bus (WEIM bus) address bit 24. (see note 1)
106	RFU	I/O	NA	Reserved for future use. Do not connect.
107	A25 (uP_A24)	0	1.8V	Processor Host bus (WEIM bus) address bit 25. (see note 1)
108	RFU	I/O	NA	Reserved for future use. Do not connect.  Active low. Processor Host bus (WIEM bus) ECB signal. Used
				to extend bus transactions beyond programmed wait states.
				The external device signals completion of the cycle by
				deasserting the uP_nWAIT signal. This signal has a 2.2K pull-
109	uP_nWAIT	l	1.8V	up.
110	VREF_DATA_BUS	0	1.8V	Voltage reference output created on SOM-LV for the data bus.
111	DGND	l	GND	Ground. Connect to digital ground.
112	DGND	ļ	GND	Ground. Connect to digital ground.
110	D ~IDOD		0.7) / (NI) /CC0)	Active low. Software can use as a hardware interrupt. This
113	uP_nIRQD	<b> </b>	2.7V (NVCC8)	signal is pulled high with a 10K resistor.  Active low. Memory mode only CompactFlash chip enable. (see
114	CF_nCE (SLOW_nCS)	0	1.8V	note 2)
117	CI_NOE (GEOW_NOS)		1.0 V	Active low. Software can use as a hardware interrupt. This
115	uP nIRQC	ı	1.8V	signal is pulled high with a 10K resistor.
			-	Active low. Memory mode CompactFlash write enable signal.
				Indicates the current SOM-LV bus transaction is writing data to
116	CF_nWE (uP_nEB0)	0	1.8V	the CompactFlash card. (see note 2)
	D 1000		4 0) 4	Active low. Software can use as a hardware interrupt. This
117	uP_nIRQB	ļl _	1.8V	signal is pulled high with a 10K resistor.
				Active low. Memory mode CompactFlash read enable signal. Indicates the current SOM-LV bus transaction is reading data
118	CF_nOE (uP_nOE)	0	1.8V	from the CompactFlash card. (see note 2)
110			1.0 V	Active low. Software can use as a hardware interrupt. This
119	uP nIRQA	ı	1.8V	signal is pulled high with a 10K resistor.
	_			Active low. CompactFlash nCHRDY signal used to extend bus
				cycle to memory mode CompactFlash cards. This signal has a
				470K pull-up to 3.3V. Note: baseboard should provide a pull up
100	-CURDY		2.21/	on nCHRDY to the voltage of the CompactFlash card being
120	nCHRDY		3.3V	used. (see note 2) Active low. When this signal is low, external devices can drive
121	BUFF nOE DATA	0	1.8V	data onto the WEIM bus.
122	uP UARTC CTS	ĭ		Clear To Send signal for CSPI3 UART.
				When low, external buffers should drive data from external
				devices towards the SOM-LV. (SOM-LV is reading) When high,
				external buffers should drive data from the SOM-LV towards
123	BUFF_DIR_DATA	0	1.8V	external devices. (SOM-LV is writing).
124	uP_UARTC_RTS	0	2.8V (NVCC3)	Ready To Send signal for CSPI3 UART.
125	uP nOE	0	1.8V	Active low. Used to indicate processor is reading from external devices.
125 126	uP_NOE uP_UARTC_RX	l l	2.8V (NVCC3)	Serial Data Receive signal for CSPI3 UART.
120	ui _0/11110_10/	-	<u> </u>	Low indicates processor is writing. High indicates processor is
127	uP RnW	О	1.8V	reading.
128	uP_UARTC_TX	Ō	2.8V (NVCC3)	Serial Data Transmit signal for CSPI3 UART.
129	DGND	L	GND	Ground. Connect to digital ground.
130	DGND	ı	GND	Ground. Connect to digital ground.
				Processor WEIM bus clock. Frequency varies based on
131	uP_BUS_CLK	0	1.8V	software setup.
400	uP_UARTB_RX	1.		
132	(IRDA_RX)	l	2.7V	Serial Data Receive signal for UART2.
133	uP_DREQ0	ļI	1.8V	External DMA request 0

J1 Pin#	Signal Name	I/O	Voltage	Description
	uP UARTB TX (IRDA TX)		2.7V	Serial Data Transmit signal for UART2.
	uP DREQ1	Ī	1.8V	External DMA request 1
136	uP_UARTB_CTS	l	2.7V	Clear To Send signal for UART2.
137	uP nBLE0 (uP nEB0)	0	1.8V	Processor WEIM bus Byte Lane Enable 0 bits [7:0]
	uP UARTB RTS	0	2.7V	Ready To Send signal for UART2.
	uP_nBLE1 (uP_nEB1)	0	1.8V	Processor WEIM bus Byte Lane Enable 1 bits [15:8]
140	uP_GPIO_4	I/O	2.7V	Processor GPIO available to user.
141	uP_nCS_B_EXT	0	1.8V	External Chip select available for customer use.
142	uP_GPIO_3	I/O	2.7V	Processor GPIO available to user.
	uP_nCS_A_EXT	0	1.8V	External Chip select available for customer use.
	VREF_I2C1 (NVCC4)			Reference voltage output for I2C DATA and CLK signals
145	SLOW_nCS	0	1.8V	External Chip select available for customer use.
146	I2C1_DATA	I/O	2.8V (NVCC4)	I2C channel 1 data signal. This signal has a pull-up to the reference voltage onboard.
147	FAST nCS	0	1.8V	External Chip select available for customer use.
	_			I2C channel 1 clock signal. This signal has a pull-up to the
148	12C1_CLK	I/O		reference voltage onboard.
149	DGND	l	GND	Ground. Connect to digital ground.
150	DGND	I	GND	Ground. Connect to digital ground.
151	LCD_SPL	0	1.8V	LCD Start Pulse Left signal.
	VREF_UARTA			
152			2.7V	Voltage reference output for UART1 signals.
153	LCD_DON	0	1.8V	GPIO available for customer use.
154	uP_UARTA_DSR		2.7V	Data Set Ready signal for UART1.
155	LCD_CLS	0	1.8V	LCD CLS signal.
156	uP_UARTA_DTR	0	2.7V	Data Terminal Ready signal for UART1.
157	SPS (LCD_VSYNC/SPS)	0	1.8V	LCD SPS signal.
158	uP_UARTA_RX		2.7V	Data Receive signal for UART1.
159	HRLP (LCD_HSYNC/HRLP)	0	1.8V	LCD HRLP signal.
160	uP UARTA TX	0	2.7V	Data Transmit signal for UART1.
100	ui _UAIXIA_IA		L. I V	GPIO controlled by the LCD software to turn on the LCD panel
161	LCD PANEL PWR	0	1.8V	before enabling the LCD controller.
162	uP UARTA CTS		2.7V	Clear To Send signal for UART1.
	<u> </u>	1		GPIO controlled by the LCD software to turn on the LCD
163	LCD_BACKLIGHT_PWR	0	1.8V	backlight power before enabling the LCD controller.
	uP_UARTA_RTS		2.7V	Ready To Send signal for UART1.
	HSYNC			-
165	(LCD_HSYNC/HRLP)		1.8V	LCD Horizontal Sync signal.
166		I/O	2.7V	Processor GPIO available to user.
	VSYNC			
167	(LCD_VSYNC/SPS)	0	1.8V	LCD Vertical Sync Signal.
168	PWM0	0		PWM output 0.
169	DGND	l I	GND	Ground. Connect to digital ground.
170	DGND	0	GND	Ground. Connect to digital ground.
171	LCD_DCLK	0	1.8V	LCD Data Clock output.
				External input that supplies power to the onboard power management controller and RTC interface. This signal should
				be powered by a coin-cell type battery or an always on power
172	3.3V uP BATT	lı	3.3V	source.
173	LCD REV	0	1.8V	LCD Reverse signal.
		<u> </u>		5V power input. Note: The default population of the module
				does not include devices to support 5V power input or
				MAIN_BATTERY charging. If these options are desired,
				please contact sales@logicpd.com for information on
				obtaining a custom assembly. With these custom options in
				place, the power management controller can use 5V to charge
				an external MAIN_BATTERY supply or power the SOM-LV.
174	E\/	<u> </u>	E\	However, with the default population of the module, 5V should
174	5V	<u>                                     </u>	5V	be grounded and power supplied through MAIN_BATTERY.

J1 Pin#	Signal Name	I/O	Voltage	Description
	LCD_MDISP			
175	(LCD_PSAVE/MDISP)	0	1.8V	TFT LCD data enable signal, driven by the LCD controller.
				5V power input. Note: The default population of the module
				does not include devices to support 5V power input or
				MAIN_BATTERY charging. If these options are desired, please contact sales@logicpd.com for information on
				obtaining a custom assembly. With these custom options in
				place, the power management controller can use 5V to charge
				an external MAIN BATTERY supply or power the SOM-LV.
				However, with the default population of the module, 5V should
176	5V	I	5V	be grounded and power supplied through MAIN_BATTERY.
	LCD_PSAVE			
177	(LCD_PSAVE/MDISP)	0	1.8V	LCD Power Save signal.
				5V power input. Note: The default population of the module
				does not include devices to support 5V power input or
				MAIN_BATTERY charging. If these options are desired,
				please contact sales@logicpd.com for information on obtaining a custom assembly. With these custom options in
				place, the power management controller can use 5V to charge
				an external MAIN BATTERY supply or power the SOM-LV.
				However, with the default population of the module, 5V should
178	5V	I	5V	be grounded and power supplied through MAIN_BATTERY.
179	RFU	I/O	NA	Reserved for future use. Do not connect.
				External 3.3V power input. This signal supplies power to 3.3V
180	3.3V_IN	l	3.3V	components onboard.
181	RFU	I/O	NA	Reserved for future use. Do not connect.
400	0.077 181		0.01/	External 3.3V power input. This signal supplies power to 3.3V
182 183	3.3V_IN VREF_LCD (1.8V_NVCC7)	0	3.3V 1.8V	components onboard.
103	VREF_LCD (1.8V_NVCC7)	U	1.00	Voltage reference output for the LCD interface.  External 3.3V power input. This signal supplies power to 3.3V
184	3.3V IN	ı	3.3V	components onboard.
185	R1 (LD13)	0	1.8V	LCD R1 data bit when operating in 16 bpp 5:6:5 color mode.
186	TOUCH LEFT	Ī	max 2.7V	Touch panel LEFT input signal.
187	R2 (LD14)	0	1.8V	LCD R2 data bit when operating in 16 bpp 5:6:5 color mode.
188	TOUCH_RIGHT	I	max 2.7V	Touch panel RIGHT input signal.
189	DGND	l	GND	Ground. Connect to digital ground.
190	DGND	I	GND	Ground. Connect to digital ground.
191	R3 (LD15)	0	1.8V	LCD R3 data bit when operating in 16 bpp 5:6:5 color mode.
192	TOUCH_BOTTOM		max 2.7V	Touch panel BOTTOM input signal.
193	R4 (LD16)	0	1.8V	LCD R4 data bit when operating in 16 bpp 5:6:5 color mode.
194	TOUCH_TOP	I	max 2.7V	Touch panel TOP input signal.
195 196	R5 (LD17) A/D4	0	1.8V max 2.7V	LCD R5 data bit when operating in 16 bpp 5:6:5 color mode.  Analog to digital converter input 4.
196	G0 (LD6)	0	1.8V	LCD G0 data bit when operating in 16 bpp 5:6:5 color mode.
198	A/D3	ı	max 2.7V	Analog to digital converter input 3.
199	G1 (LD7)	0	1.8V	LCD G1 data bit when operating in 16 bpp 5:6:5 color mode.
200	A/D2	ĺ	max 2.7V	Analog to digital converter input 2.
201	G2 (LD8)	0	1.8V	LCD G2 data bit when operating in 16 bpp 5:6:5 color mode.
202	A/D1	I	max 2.7V	Analog to digital converter input 1.
203	G3 (LD9)	0	1.8V	LCD G3 data bit when operating in 16 bpp 5:6:5 color mode.
				External power source input. This signal should be driven
				directly by a single cell lithium-ion battery or a fixed 3.3V
204	MAIN_BATTERY	I	max 4.6V	regulated power source.
205	G4 (LD10)	0	1.8V	LCD G4 data bit when operating in 16 bpp 5:6:5 color mode.
				External power source input. This signal should be driven
200	MAIN DATTEDY	<u>.</u>		directly by a single cell lithium-ion battery or a fixed 3.3V
206 207	MAIN_BATTERY	0	max 4.6V 1.8V	regulated power source.
201	G5 (LD11)	U	1.0 V	LCD G5 data bit when operating in 16 bpp 5:6:5 color mode.

J1 Pin#	Signal Name	I/O	Voltage	Description
				External power source input. This signal should be driven
				directly by a single cell lithium-ion battery or a fixed 3.3V
208	MAIN_BATTERY	I	max 4.6V	regulated power source.
209	DGND	I	GND	Ground. Connect to digital ground.
210	DGND	I	GND	Ground. Connect to digital ground.
211	B1 (LD1)	0	1.8V	LCD B1 data bit when operating in 16 bpp 5:6:5 color mode.
				External power source input. This signal should be driven
				directly by a single cell lithium-ion battery or a fixed 3.3V
212	MAIN_BATTERY	ļI	max 4.6V	regulated power source.
213	B2 (LD2)	0	1.8V	LCD B2 data bit when operating in 16 bpp 5:6:5 color mode.
				External power source input. This signal should be driven
044	AAN BATTERY		4.00.4	directly by a single cell lithium-ion battery or a fixed 3.3V
214	MAIN_BATTERY	l •	max 4.6V	regulated power source.
215	B3 (LD3)	0	1.8V	LCD B3 data bit when operating in 16 bpp 5:6:5 color mode.
216	uP_GPIO_1	I/O	1.8V	Processor GPIO available to user.
217	B4 (LD4)	0	1.8V	LCD B4 data bit when operating in 16 bpp 5:6:5 color mode.
218	uP_GPIO_0	I/O	1.8V	Processor GPIO available to user.
219	B5 (LD5)	0	1.8V	LCD B5 data bit when operating in 16 bpp 5:6:5 color mode.
220	uP_SPI_CS1	0	1.8V	SPI interface chip select 1 output.
221	ONE_WIRE (BATT_LINE)	I/O	2.7V	Bi-directional battery management ONEWIRE interface.
222	uP_SPI_CS0	0	1.8V	SPI interface chip select 0 output.
				Active low. Input to CPU. Software can setup GPIO as an
223	uP_SW_nRESET	<u> </u>	2.7V	interrupt. Signal has a 10K pull-up to 2.7V.
224	uP_SPI_RX	<u> </u>	1.8V	SPI interface receive input.
				Active low. Reset output from the power management controller
				that drives all onboard reset inputs. This signal should be used
	DECET TOUT			to drive reset inputs on external chips that require similar timing
225	RESET_nOUT		4.0)/	to the onboard devices. The RESET_nOUT signal has an
225	(PMIC_nRESET)	0	1.8V	onboard 4.7K pull-up to 1.8V_NVCC1 rail.
226	uP_SPI_TX	U	1.8V	SPI interface transmit output.
				Active low. External reset input to the SOM-LV. This signal
				should be used to reset all devices on the SOM-LV including the CPU. The MSTR_nRST signal has an onboard 4.7K pull-up to
227	MSTR nRST	l.	1.8V	1.8V NVCC1 rail.
228	uP SPI SCLK	I/O	1.8V	SPI Serial clock signal.
229	DGND	ı	GND	Ground. Connect to digital ground.
230	DGND	ľ	GND	Ground. Connect to digital ground.  Ground. Connect to digital ground.
231	RFU	I/O	NA	Reserved for future use. Do not connect.
232	RFU	1/0	NA	Reserved for future use. Do not connect.
232	RFU	1/0	NA	Reserved for future use. Do not connect.
234	RFU	1/0	NA	
23 <del>4</del> 235	RFU	1/0	NA	Reserved for future use. Do not connect.
	RFU		NA NA	Reserved for future use. Do not connect.
236		1/0		Reserved for future use. Do not connect.
237	RFU	1/0	NA	Reserved for future use. Do not connect.
238	RFU	1/0	NA	Reserved for future use. Do not connect.
239	RFU	1/0	NA	Reserved for future use. Do not connect.
240	RFU The signals in parenthese	I/O	NA	Reserved for future use. Do not connect.

**Note 1:** The signals in parentheses are the net names specific to i.MX31-10 SOM-LV; the non-parenenthetical names are the signal names that are general to the form factor module.

**Note 2:** CF\_nCE, CF\_nOE, and CF\_nWE can be used as control signals with WEIM Address and Data to create an external memory mode only CompactFlash interface. These signals are not used for the standard CompactFlash / PC card interface that is available on J2, nor are they used for the J4 CompactFlash socket available on the LV-Baseboard.

# 5.2 J2 Connector 240-Pin Descriptions

RFU	J2 Pin	# Signal Name	I/O	Voltage	Description
RFU	1				
RFU   I/O   NA   Reserved for future use. Do not connect.	2		I/O	NA	Reserved for future use. Do not connect.
RFU	3		I/O		Reserved for future use. Do not connect.
RPU   I/O NA Reserved for future use. Do not connect.	4		I/O		
RFU   I/O NA Reserved for future use. Do not connect.					
RFU	6				
RFU   I/O NA Reserved for future use. Do not connect.	7				
RFU					
DGND					
DGND			I/O		
Active low. Turns on power to CompactFlash/PC Card interface.   Active low. CompactFlash/PC Card per transaction bus buffer Output Enable signal.			l		
PCC POWER nEN	12	DGND	I	GND	Ground. Connect to digital ground.
Active low. CompactFlash/PC Card per transaction bus buffer Output Enable signal.	13	PCC POWER nEN	0	1.8\/	
PCC_nOE (IP_nLBA)	13	I GO_I GWEIK_HEIV		1.0 V	
15   PCC PCMCIA nEN   0   1.8V   control signals.   1   2.8V (NVCC3)   Active high. CompactFlash/PC Card Ready signal.   17   RFU   1/O NA   Reserved for future use. Do not connect.   18   uP PCC nWAIT   1   2.8V (NVCC3)   Active low. CompactFlash/PC Card Wait signal.   19   RFU   1/O NA   Reserved for future use. Do not connect.   2.8V (NVCC3)   Active low. CompactFlash/PC Card Battery Voltage Detect 2   1   2.8V (NVCC3)   Input.   ATA interface Data bit 15. This interface is multiplexed with other onboard interfaces.   CompactFlash/PC Card Battery Voltage Detect 1   Input.   ATA interface Data bit 14. This interface is multiplexed with other onboard interfaces.   CompactFlash/PC Card Battery Voltage Detect 1   Input.   ATA interface Data bit 14. This interface is multiplexed with other onboard interfaces.   ATA D14 (I2C1 CLK)   I/O 2.8V (NVCC4)   ATA interface Data bit 14. This interface is multiplexed with other onboard interfaces.   ATA D13 (CSI PCLK)   I/O 2.8V (NVCC3)   CompactFlash/PC Card Detect 2 input.   ATA interface Data bit 13. This interface is multiplexed with other onboard interfaces.   PC C D1   I 2.8V (NVCC3)   CompactFlash/PC Card Detect 2 input.   ATA interface Data bit 13. This interface is multiplexed with other onboard interfaces.   I/O 2.8V (NVCC4)   Interface Data bit 13. This interface is multiplexed with other onboard interfaces.   I/O 2.8V (NVCC4)   Interface Data bit 13. This interface is multiplexed with other onboard interfaces.   I/O 2.8V (NVCC4)   Interface Data bit 14. This interface is multiplexed with other onboard interfaces.   I/O 2.8V (NVCC4)   Interface Data bit 14. This interface is multiplexed with other onboard interfaces.   I/O 2.8V (NVCC4)   Interface Data bit 14. This interface is multiplexed with other onboard interfaces.   I/O 2.8V (NVCC4)   I/O 2.8V (NVCC3)   I/O 2.8V (NVCC4)   I/O 2.8V (NVCC4	14	PCC_nOE (uP_nLBA)	0	1.8V	bus buffer Output Enable signal.
1					
RFU	15		0		
RFU			l 		Active high. CompactFlash/PC Card Ready signal.
PCC BVD2			I/O		
CompactFlash/PC Card Battery Voltage Detect 2 input.			l I		
28	19	RFU	1/0	NA	
ATA_D15 (I2C1_DATA)   //	20	UP DOC DVD2		0.007 (NIV(CC0)	
21 ATA_D15 (I2C1_DATA)    VO _ 2.8V (NVCC4)   multiplexed with other onboard interfaces.	20	uP_PCC_BVD2		2.8V (NVCC3)	
22	21	ATA D15 (12C1 DATA)	1/0	2 8\/ (N\/CC4)	
22	<u> </u>	ATA_DTS (IZCT_DATA)	1/0	2.60 (110004)	
ATA_D14 (I2C1_CLK)  ATA_D14 (I2C1_CLK)  ATA_D14 (I2C1_CLK)  ATA_D15 (I2C1_CLK)  ATA_D1	22	uP PCC BVD1	l l	2 8V (NVCC3)	
ATA_D14 (I2C1_CLK)    VO_2.8V (NVCC4)   multiplexed with other onboard interfaces.   VO_2.8V (NVCC3)   CompactFlash/ PC Card Detect 2 input.     ATA_D13 (CSI_PCLK)   VO_2.8V (NVCC4)   multiplexed with other onboard interfaces.   VO_2.8V (NVCC4)   multiplexed with other onboard interfaces.     VO_2.8V (NVCC3)   CompactFlash/ PC Card Detect 1 input.     ATA_D12 (CSI_HSYNC)   VO_2.8V (NVCC4)   ATA_interface Data bit 12. This interface is multiplexed with other onboard interfaces.     VO_2.8V (NVCC4)   ATA_interface Data bit 12. This interface is multiplexed with other onboard interfaces.     VO_2.8V (NVCC3)   CompactFlash/ PC Card Voltage Sense 1 input.     ATA_interface Data bit 11. This interface is multiplexed with other onboard interfaces.     VO_2.8V (NVCC4)   multiplexed with other onboard interfaces.     VO_2.8V (NVCC3)   CompactFlash/PC Card Voltage Sense 2 input.     VO_2.8V (NVCC4)   Multiplexed with other onboard interfaces.     VO_2.8V (NVCC4)   Multiplexed with other onboard in		ur_ree_bvb1	<u>'</u>	2.07 (177000)	
24	23	ATA D14 (I2C1 CLK)	I/O	2.8V (NVCC4)	
ATA D13 (CSI_PCLK)  2.8V (NVCC4)  ATA interface Data bit 13. This interface is multiplexed with other onboard interfaces.  2.8V (NVCC3)  CompactFlash/ PC Card Detect 1 input.  ATA interface Data bit 12. This interface is multiplexed with other onboard interfaces.  2.8V (NVCC4)  ATA interface Data bit 12. This interface is multiplexed with other onboard interfaces.  2.8V (NVCC4)  DEVELOPE ON THE ORDER OF T			I		
25					
2.8V (NVCC3)   CompactFlash/ PC Card Detect 1 input.	25	ATA_D13 (CSI_PCLK)	I/O	2.8V (NVCC4)	
ATA_D12 (CSI_HSYNC)  27 ATA_D12 (CSI_HSYNC)  28 UP_PCC_VS1  29 ID_RCC_VS1  20 ATA_D11 (CSI_VSYNC)  20 ATA_D11 (CSI_VSYNC)  21 2.8V (NVCC3)  22 EV (NVCC4)  23 EV (NVCC4)  24 EV (NVCC3)  25 EV (NVCC3)  26 EV (NVCC4)  27 EV (NVCC3)  28 EV (NVCC4)  28 EV (NVCC4)  39 EV (NVCC4)  30 EV (NVCC4)  30 EV (NVCC5)  30 EV (NVCC5)  31 EV (NVCC5)  32 EV (NVCC4)  33 EV (NVCC5)  34 EV (NVCC5)  35 EV (NVCC5)  36 EV (NVCC5)  37 EV (NVCC5)  38 EV (NVCC5)  39 EV (NVCC5)  40 EV (NVCC5)  41 EV (NVCC5)  41 EV (NVCC5)  42 EV (NVCC6)  43 EV (NVCC6)  44 EV (NVCC6)  45 EV (NVCC6)  46 EV (NVCC6)  47 EV (NVCC6)  48 EV (NVCC6)  49 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  41 EV (NVCC6)  41 EV (NVCC6)  42 EV (NVCC6)  43 EV (NVCC6)  44 EV (NVCC6)  45 EV (NVCC6)  46 EV (NVCC6)  47 EV (NVCC6)  48 EV (NVCC6)  49 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  41 EV (NVCC6)  42 EV (NVCC6)  44 EV (NVCC6)  45 EV (NVCC6)  46 EV (NVCC6)  47 EV (NVCC6)  48 EV (NVCC6)  49 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  41 EV (NVCC6)  41 EV (NVCC6)  42 EV (NVCC6)  44 EV (NVCC6)  45 EV (NVCC6)  46 EV (NVCC6)  47 EV (NVCC6)  48 EV (NVCC6)  49 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  40 EV (NVCC6)  41 EV (NVCC6)  41 EV (NVCC6)  42 EV (NVCC6)  44 EV (NVCC6)  45 EV (NVCC6)  46 EV (NVCC6)  47 EV (NVCC6)  48 EV (NVCC6)  49 EV (NVCC6)  40 EV (NVCC6)  41 EV (NVCC6)  41 EV (NVCC6)  42 EV (NVCC6)  43 EV (NVCC6)  44 EV (NVCC6)  45 EV (NVCC6)  46 EV (NVCC6)  47 EV (NVCC6)  48 EV (NVCC6)  49 EV (NVCC6)  40 EV (NVCC6)  4	26		I	2.8V (NVCC3)	CompactFlash/ PC Card Detect 1 input.
28					
ATA interface Data bit 11. This interface is multiplexed with other onboard interfaces.  30		ATA_D12 (CSI_HSYNC)	I/O		
29 ATA_D11 (CSI_VSYNC)	28	uP_PCC_VS1	I	2.8V (NVCC3)	
30					
31 DGND I GND Ground. Connect to digital ground. 32 DGND I GND Ground. Connect to digital ground.  ATA interface Data bit 10. This interface is multiplexed with other onboard interfaces.  33 ATA_D10 (CSI_MCLK) I/O 2.8V (NVCC4) multiplexed with other onboard interfaces.  34 UP_PCC_RESET O 2.8V (NVCC3) CompactFlash/PC Card Reset output.  ATA interface Data bit 9. This interface is multiplexed with other onboard interfaces.  35 ATA_D9 (CSI_D15) I/O 2.8V (NVCC4) multiplexed with other onboard interfaces.  36 PCC_nDRV (uP_PC_POE) O 2.8V (NVCC3) CompactFlash/PC Card buffer Drive output.  ATA interface Data bit 8. This interface is multiplexed with other onboard interfaces.  37 ATA_D8 (CSI_D14) I/O 2.8V (NVCC4) multiplexed with other onboard interfaces.  38 PCC_nIOWR (uP_nOE) O 1.8V Active low. CompactFlash/PC Card I/O Write output.  ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.  ACtive low. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 6. This interface is	29	ATA_D11 (CSI_VSYNC)	I/O		
Section   Sect			I		
ATA interface Data bit 10. This interface is multiplexed with other onboard interfaces.  34			I		
ATA_D10 (CSI_MCLK)	32	DGND	l	GND	
34		174 D40 (00) M0140		0.01/48/004	
ATA interface Data bit 9. This interface is multiplexed with other onboard interfaces.  35					
35	34	uP_PCC_RESET	U	2.8V (NVCC3)	
36 PCC_nDRV (uP_PC_POE) O 2.8V (NVCC3) CompactFlash/PC Card buffer Drive output.  ATA interface Data bit 8. This interface is multiplexed with other onboard interfaces.  38 PCC_nIOWR (uP_nOE) O 1.8V Active low. CompactFlash/PC Card I/O Write output  ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.  Active low. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 6. This interface is	35	ATA DO (CSL D45)	1/0	2 8\/ (N\/CC4\	
ATA interface Data bit 8. This interface is multiplexed with other onboard interfaces.  37 ATA_D8 (CSI_D14)					
37 ATA_D8 (CSI_D14) I/O 2.8V (NVCC4) multiplexed with other onboard interfaces.  38 PCC_nIOWR (uP_nOE) O 1.8V Active low. CompactFlash/PC Card I/O Write output  ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.  Active low. CompactFlash/PC Card Write Enable output.  40 PCC_nWE (uP_RnW) O 1.8V Output.  ATA interface Data bit 6. This interface is	30	FCC_IIDKV (UF_FC_FOL)		2.67 (117003)	
38 PCC_nIOWR (uP_nOE) O 1.8V Active low. CompactFlash/PC Card I/O Write output ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces. Active low. CompactFlash/PC Card Write Enable output.  PCC_nWE (uP_RnW) O 1.8V Active low. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 6. This interface is	37	ATA D8 (CSI D14)	1/0	2.8V (NVCC4)	
ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.  Active low. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.  Active low. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 6. This interface is					
39 ATA_D7 (CSI_D13) I/O 2.8V (NVCC4) multiplexed with other onboard interfaces.  Active low. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 6. This interface is		i co_movii (di _not)		1.5 v	
Active low. CompactFlash/PC Card Write Enable output.  ACTIVE IOW. CompactFlash/PC Card Write Enable output.  ATA interface Data bit 6. This interface is	39	ATA D7 (CSI D13)	I/O	2.8V (NVCC4)	
40 PCC_nWE (uP_RnW) O 1.8V output.  ATA interface Data bit 6. This interface is			<u> </u>		
	40	PCC_nWE (uP_RnW)	0	1.8V	output.
I/O  2 8\/ (N\/CC4)					
FI (111 DO (001 DI 2)   III D   2.04 (114 004)   Illustriple Aed with other oribodita little laces.	41	ATA_D6 (CSI_D12)	I/O	2.8V (NVCC4)	multiplexed with other onboard interfaces.

J2 Pin#	Signal Name	I/O	Voltage	Description
42	PCC nIORD (uP nEB1)	0	1.8V	Active low. CompactFlash/PC Card I/O Read output.
· <b>-</b>	(4)	Ť		ATA interface Data bit 5. This interface is
43	ATA_D5 (CSI_D11)	I/O	2.8V (NVCC4)	multiplexed with other onboard interfaces.
44	PCC REG (uP nEB0)	0	1.8V	CompactFlash/PC Card Reg access output.
				ATA interface Data bit 4. This interface is
45	ATA_D4 (CSI_D10)	I/O	2.8V (NVCC4)	multiplexed with other onboard interfaces.
46	uP PCC nIOIS16		2.8V (NVCC3) CompactFlash/PC Card nlOIS16 input.	
			ATA interface Data bit 3. This interface is	
47	ATA_D3 (CSI_D9)	I/O	2.8V (NVCC4)	multiplexed with other onboard interfaces.
48	PCC nCE1A (uP MSDBA1)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 1A.
				ATA interface Data bit 2. This interface is
49	ATA_D2 (CSI_D8)	I/O	2.8V (NVCC4)	multiplexed with other onboard interfaces.
50	PCC_nCE2A (uP_MSDBA0)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 2A.
51	DGND	ı	GND	Ground. Connect to digital ground.
52	DGND	ı	GND	Ground. Connect to digital ground.
				ATA interface Data bit 1. This interface is
53	ATA_D1 (CSI_D7)	I/O	2.8V (NVCC4)	multiplexed with other onboard interfaces.
54	VREF_PCMCIA (NVCC3)	0	2.8V (NVCC3)	CompactFlash/PC Card Voltage reference output.
				ATA interface Data bit 0. This interface is
55	ATA_D0 (CSI_D6)		2.8V (NVCC4)	multiplexed with other onboard interfaces.
56	MFP (uP_A25)	0	1.8V	Processor WEIM bus Address bit 25 output.
				ATA interface IORDY output. This interface is
57	IORDY (PWMO)	0	2.8V (NVCC3)	multiplexed with other onboard interfaces.
58	RFU	I/O	NA	Reserved for future use. Do not connect.
				ATA interface Reset output. This interface is
59	ATA_RESET	0	2.8V (NVCC3)	multiplexed with other onboard interfaces.
60	RFU	I/O	NA	Reserved for future use. Do not connect.
				ATA interface DMA Acknowledge output. This
				interface is multiplexed with other onboard
61	ATA_DMACK	0	2.8V (NVCC3)	interfaces.
62	RFU	I/O	NA	Reserved for future use. Do not connect.
00	ATA DIOM (OOL DO)		0.007 (NIV(0.00)	ATA interface Data I/O Write output. This interface is
63 64	ATA_DIOW (CSI_D3) RFU	0 I/O	2.8V (NVCC3) NA	multiplexed with other onboard interfaces.
04	RFU	1/0	INA	Reserved for future use. Do not connect.  ATA interface Data I/O Read output. This interface
65	ATA_DIOR (CSI_D2)	o	2.8V (NVCC3)	is multiplexed with other onboard interfaces.
66	RFU	1/0	NA	Reserved for future use. Do not connect.
00	KFU	1/0	INA	ATA interface Chip Select 1 output. This interface is
67	ATA_CS1 (CSI_D1)	o	2.8V (NVCC3)	multiplexed with other onboard interfaces.
68	RFU		NA	Reserved for future use. Do not connect.
00	IN O	1/0	INA	ATA interface Chip Select 0 output. This interface is
69	ATA_CS0 (CSI_D0)	О	2.8V (NVCC3)	multiplexed with other onboard interfaces.
70	RFU	1/0	NA	Reserved for future use. Do not connect.
71	DGND	ı	GND	Ground. Connect to digital ground.
72	DGND	li i	GND	Ground. Connect to digital ground.
73	RFU	1/0	NA	Reserved for future use. Do not connect.
74	RFU	1/0	NA	Reserved for future use. Do not connect.
75	RFU	I/O	NA	Reserved for future use. Do not connect.
76	RFU	I/O	NA	Reserved for future use. Do not connect.
77	RFU	I/O	NA	Reserved for future use. Do not connect.
78	RFU	I/O	NA	Reserved for future use. Do not connect.
79	RFU	I/O	NA	Reserved for future use. Do not connect.
80	VREF MMC/SD1 (NVCC3)	0	2.8V (NVCC3)	MMC/SD1 interface voltage reference output.
81	CDCOUT	0	2.7V	MC13783 CDCOUT signal.
82	SD1 DATA3	1/0	2.8V (NVCC3)	MMC/SD1 Data 3 signal.
83	uP CSPI1 RDY	l -	1.8V NVCC10	CSPI1 Ready signal.
84	SD1_DATA2	I/O	2.8V (NVCC3)	MMC/SD1 Data 2 signal.
85	uP_CSPI2_RDY	I	2.7V_NVCC5,8	
86	SD1_DATA1	I/O	2.8V (NVCC3)	MMC/SD1 Data 1 signal.
87	uP CSPI2 SS2	0	2.7V NVCC5,8	CSPI2 Slave Select 2 signal.

02 i iii# C	Sinnai Name	1/( )	VOItade	Description	
88 S			Voltage 2.8V (NVCC3)	MMC/SD1 Data 0 signal.	
	uP CSPI2 SS1			CSPI2 Slave Select 1 signal.	
	SD1 CMD		2.8V (NVCC3)	MMC/SD1 Command signal.	
	DGND	1/0	GND		
		<u> </u>	GND	Ground. Connect to digital ground.	
92 🛭	DGND	1	GND	Ground. Connect to digital ground.	
00 [	DOC DOMOIAEN	_	4.0	Active low. Enables CompactFlash address and	
			1.8	control signals.	
	SD1_CLK		2.8V (NVCC3)	MMC/SD1 Clock signal.	
				Keypad Column 6 signal.	
				I2C channel 2 voltage reference output.	
				Keypad Column 5 signal.	
				I2C channel 2 Clock signal.	
		I/O	2.7V_NVCC6,9	Keypad Column 4 signal.	
				I2C channel 2 Data signal.	
101 K	KEY_COL3	I/O	2.7V_NVCC6,9	Keypad Column 3 signal.	
				Test 1 signal tied to CPU SJC_MOD signal to	
				enable / disable JTAG access. This signal has a	
	uP_TEST1			4.7k ohm pull down.	
103 K	KEY_COL2	I/O	2.7V_NVCC6,9	Keypad Column 2 signal.	
				Test 2 signal tied to CPU CE_CONTROL signal.	
				Refer to MX31 documentation for more information	
	uP_TEST2	l		on this signal. This signal has a 1k ohm pull down.	
105 K	KEY_COL1	I/O	2.7V_NVCC6,9	Keypad Column 1 signal.	
				CPU JTAG Debug Request signal. This signal has a	
	uP_DE			4.7k ohm pull up.	
107 K	KEY_COL0	I/O	2.7V_NVCC6,9		
				CPU JTAG Test Mode Signal. This signal has a 4.7k	
	uP_TMS	l	2.7V_NVCC6,9	ohm pull up.	
109 K	KEY_ROW7	I/O	2.7V_NVCC6,9	Keypad Row 7 signal.	
110 u	ıP_TCK	l	2.7V_NVCC6,9	CPU JTAG Test Clock input signal.	
111	DGND	I	GND	Ground. Connect to digital ground.	
112	OGND	l	GND	Ground. Connect to digital ground.	
113 K	KEY ROW6	I/O	2.7V NVCC6,9	Keypad Row 6 signal.	
			_	CPU JTAG Test Data Output from the CPU to the	
114 u	ıP TDO	0	2.7V_NVCC6,9	JTAG device.	
115 u	JP GPIO 7	I/O	2.7V_NVCC6,9	Keypad Row 5 signal.	
			_	CPU JTAG Test Reset input. This signal has a 4.7k	
116 u	ıP nTRST	I	2.7V NVCC6,9	ohm pull up.	
117 u	JP GPIO 6	I/O		Keypad Row 4 signal.	
				CPU JTAG Test Data Input to the CPU from the	
118 u	ıP TDI	ı	2.7V NVCC6.9	JTAG device. This signal has a 4.7k ohm pull-up.	
				Keypad Row 3 signal.	
	JP_RTCK			CPU JTAG Return Test Clock signal.	
				Keypad Row 2 signal.	
	_			CPU JTAG reference voltage output.	
	_ , _ ,			Keypad Row 1 signal.	
	SIMO VEN			SIM Card 0 Voltage Enable signal.	
	KEY ROW0			Keypad Row 0 signal.	
	SIMO_nDETECT	ī		Sim Card 0 Insertion Detect signal.	
		I/O	2.8V (NVCC4)	Camera Sensor Interface Horizontal Sync signal.	
	SIMO CLK		2.7V NVCC4)	SIM Card 0 Clock signal.	
		1/0	GND		
	DGND DGND	1	GND	Ground. Connect to digital ground.	
		1/0		Ground. Connect to digital ground.	
	CSI_VSYNC		2.8V (NVCC4)	Camera Sensor Interface Vertical Sync signal.	
			2.7V_NVCC6,9	SIM Card 0 I/O Transmit signal.	
	_		2.8V (NVCC3)	Camera Sensor Interface Data bit 0.	
			2.7V_NVCC6,9	SIM Card 0 Receive signal.	
	_		2.8V (NVCC3)	Camera Sensor Interface Data bit 1.	
136 S			2.7V_NVCC6,9	SIM Card 0 Reset signal. Active low. Camera Sensor Interface Data bit 2.	
	CSI D2	I/O	2.8V (NVCC3)		

I2 Pin#	Signal Name	I/O	Voltage	Description
138	SIM0 VCC	0	SIM0 VCC	SIM Card 0 Voltage Output signal.
139	CSI D3		2.8V (NVCC3)	Camera Sensor Interface Data bit 3.
140	RFU	1/0	NA	Reserved for future use. Do not connect.
141	CSI D4		2.8V (NVCC4)	Camera Sensor Interface Data bit 4.
142	RFU	1/0	NA	Reserved for future use. Do not connect.
143	CSI D5		2.8V (NVCC4) Camera Sensor Interface Data bit 5.	
	RFU	_		
144			NA	Reserved for future use. Do not connect.
145	CSI_D6		2.8V (NVCC4)	Camera Sensor Interface Data bit 6.
146	RFU		NA	Reserved for future use. Do not connect.
147	CSI_D7		2.8V (NVCC4)	Camera Sensor Interface Data bit 7.
148	RFU	I/O	NA	Reserved for future use. Do not connect.
149	DGND	<u> </u>	GND	Ground. Connect to digital ground.
150	DGND	ļI	GND	Ground. Connect to digital ground.
151	CSI_D8	I/O	2.8V (NVCC4)	Camera Sensor Interface Data bit 8.
				When asserted low this signal should turn power on
152	PCC_POWER_nEN		1.8V_NVCC7	to CompactFlash/ CF Card slot.
153	CSI_D9	I/O	2.8V (NVCC4)	Camera Sensor Interface Data bit 9.
154	LCD_LCS0	0	1.8V_NVCC7	LCD Chip Select 0 signal.
155	CSI_D10	I/O	2.8V (NVCC4)	Camera Sensor Interface Data bit 10.
156	LCD_CONTRAST	0	1.8V_NVCC7	LCD Contrast signal.
157	CSI_D11	I/O	2.8V (NVCC4)	Camera Sensor Interface Data bit 11.
158	LCD WRITE	0	1.8V NVCC7	LCD Write Enable signal.
159	CSI D12	I/O	2.8V (NVCC4)	Camera Sensor Interface Data bit 12.
160	LCD READ	0	1.8V NVCC7	LCD Read Enable signal.
161	CSI D13	I/O	2.8V (NVCC4)	Camera Sensor Interface Data bit 13.
162	LCD VSYNC0	0	1.8V NVCC7	LCD Vertical Sync 0 signal.
163	CSI D14		2.8V (NVCC4)	Camera Sensor Interface Data bit 14.
164	LCD PAR RS	0	1.8V NVCC7	LCD Parallel RS signal.
165	CSI D15	_	2.8V (NVCC4)	Camera Sensor Interface Data bit 15.
166	LCD SER RS	0	1.8V NVCC7	LCD Serial RS signal.
167	CSI MCLK	_	2.8V (NVCC4)	Camera Sensor Interface Master Clock signal.
107	COI_WOLK	1/0	2.00 (10004)	Boot select signal (0 = external boot device, 1 =
				onboard flash). This is accomplished by onboard
				logic: if signal EXT_BOOT_nSELECT is high, then
				FLASH_nCS = uP_nCS0; if signal
				EXT BOOT nSELECT is low, then BOOT nCS =
				uP nCS0. This defaults to the onboard flash if left
168	EXT_BOOT_nSELECT	ı	1.8V	unconnected (pulled to 1.8V through a 10K resistor).
169	DGND	ĺ	GND	Ground. Connect to digital ground.
170	DGND	ĺ	GND	Ground. Connect to digital ground.
171	CSI PCLK	I/O	2.8V (NVCC4)	Camera Sensor Interface Pixel Clock signal.
	001 02.1		2.01 (111001)	Active Low. This signal is the chip select for boot
				ROM in area 0 when EXT BOOT nSELECT is low.
				When EXT_BOOT_nSELECT is high, this signal is
172	BOOT nCS	О	1.8V	inactive. See memory map for addressing details.
173	VREF CSI (NVCC4)	0	2.8V (NVCC4)	Camera Sensor Interface reference voltage output.
174	RFU		NA	Reserved for future use. Do not connect.
175	LEDB3	0	max 5.5V	LED Drive Blue bit 3.
176	RFU	1/0	NA	Reserved for future use. Do not connect.
177	LEDG3	0	max 5.5V	LED Drive Green bit 3.
		_		Reserved for future use. Do not connect.
178	RFU	1/0	NA	
179	LEDR3	0	max 5.5V	LED Drive Red bit 3.
180	RFU	1/0	NA 5 5)/	Reserved for future use. Do not connect.
181	LEDB2	0	max 5.5V	LED Drive Blue bit 2.
182	B0 (LD0)	0	1.8V_NVCC7	LCD B0 data bit.
183	LEDG2	0	max 5.5V	LED Drive Green bit 2.
184	RFU		NA	Reserved for future use. Do not connect.
185	LEDR2	0	max 5.5V	LED Drive Red bit 2.
186	RFU	_	NA	Reserved for future use. Do not connect.
187	LEDB1	0	max 5.5V	LED Drive Blue bit 1.

J2 Pin#	Signal Name	I/O	Voltage	Description
	R0 (LD12)	0	1.8V NVCC7	RLCD R0 data bit.
	DGND	Ť	GND	Ground. Connect to digital ground.
190	DGND	i i	GND	Ground. Connect to digital ground.
191	LEDG1	0	max 5.5V LED Drive Green bit 1.	
192	HSPGF	0	2.7V	See MC13783 data sheet for more information.
193	LEDR1	0	max 5.5V LED Drive Red bit 1.	
194	HSPGS	0	2.7V	See MC13783 data sheet for more information.
195	LEDKP	0	max 5.5V	LED Key Press signal.
196	LSPL	0	2.7V	See MC13783 data sheet for more information.
197	LEDAD2	0	max 5.5V	LED AD2 signal.
198	SPM	0	2.7V	See MC13783 data sheet for more information.
199	LEDAD1	0	max 5.5V	LED AD1 signal.
200	SPP	0	2.7V	See MC13783 data sheet for more information.
201	LEDMD4	0	max 5.5V	LED MD4 signal.
202	LSPM	0	2.7V	See MC13783 data sheet for more information.
203	LEDMD3	0	max 5.5V	LED MD3 signal.
204	LSPP	0	2.7V	See MC13783 data sheet for more information.
205	LEDMD2	0	max 5.5V	LED MD2 signal.
	A/D6	ı	max 2.7V	Analog to Digital Converter 6 input.
207	LEDMD1	0	max 5.5V	LED MD1 signal.
	A/D5	I	max 2.7V	Analog to Digital Converter 5 input.
209	DGND	I	GND	Ground. Connect to digital ground.
210	DGND	I	GND	Ground. Connect to digital ground.
211	HSLDET	I	2.7V	Head Set Left detect signal.
	MIC_IN	I	2.7V	Microphone input.
	PC_PWRON	0	2.8V (NVCC3)	PC Card power applied input.
214	MIC_INR	ı	2.7V	Right side microphone input.
	ATLAS_GPO3	0	2.7V	MC13783 general purpose output.
	MIC_INL	ı	2.7V	Left side microphone input.
	ATLAS_GPO2	0	2.7V	MC13783 general purpose output.
	HP_OUTL	0	2.7V	Head Phone Out Left channel.
	ATLAS_GPO1	0	2.7V	MC13783 general purpose output.
220	HP_OUTR	0	2.7V	Head Phone Out Right channel.
221	I2S/AC97_CLK (uP_SCK4)	I/O	2.7V_NVCC5,8	I2S Serial Clock signal.
222	CODEC_INL	ı	2.7V	CODEC Left channel Line In.
223	I2S/AC97_FRAME (uP_SFS4)	0		I2S Framing signal.
224	CODEC_INR	<u> </u>	2.7V	CODEC Right channel Line In.
225	I2S/AC97_RX (uP_SRXD4)	I o	2.7V_NVCC5,8	I2S data Receive signal.
226	CODEC_OUTL	0	2.7V	CODEC Left channel Line Out.
227	I2S/AC97_TX (uP_STXD4)	0		I2S data Transmit signal.
228	CODEC_OUTR	0	2.7V	CODEC Right Channel Line Out.
229	DGND	<u>!</u>	GND	Ground. Connect to digital ground.
230	DGND	I I/O	GND	Ground. Connect to digital ground.
231	RFU	I/O	NA	Reserved for future use. Do not connect.
232	RFU	I/O	NA	Reserved for future use. Do not connect.
233	RFU	I/O	NA	Reserved for future use. Do not connect.
234	RFU	I/O	NA	Reserved for future use. Do not connect.
235	RFU	I/O	NA	Reserved for future use. Do not connect.
236	RFU	I/O	NA	Reserved for future use. Do not connect.
237	RFU	I/O	NA	Reserved for future use. Do not connect.
238	RFU	I/O	NA	Reserved for future use. Do not connect.
239	RFU	1/0	NA	Reserved for future use. Do not connect.
240	RFU	I/O	NA	Reserved for future use. Do not connect.

# 6 Mechanical Specifications

# 6.1 Interface Connectors

The i.MX31-10 SOM-LV connects to a PCB baseboard through two 240-pin board-to-board (BTB) socket connectors.

Ref Designator	Manufacturer	SOM-LV Connector P/N	Mating Connector P/N
J1, J2	Samtec	BTH-120-01-L-D-A	BSH-120-01-L-D-A

# 6.2 Mounting Specifications

### 6.2.1 Support Spacers

Attach spacers between the SOM-LV and application board to provide additional support when securing the SOM-LV to the baseboard.

Manufacturer	PN	Description	Sales Info.
Bivar	9908-5MM	Nylon screw (#4) spacers, 5 mm	http://www.bivar.com/distributors.asp

#### 6.2.2 Screw Size

Securing the SOM-LV to the baseboard requires screws of size 3 or smaller.

#### 6.2.3 Washers

Only use flat washers with diameters of 3.8 mm or smaller when securing the SOM-LV to the baseboard. Any other washer type or size may result in cut traces or component and PCB damage leaving the SOM-LV inoperable.

**IMPORTANT NOTE:** Do not apply an excessive amount of torque when securing the SOM-LV to the baseboard. Using more torque than necessary may damage the SOM-LV.

# 6.3 i.MX31 SOM-LV Mechanical Drawings

Please see the following two pages for mechanical drawings of the i.MX31 SOM-LV and recommended baseboard footprint layout.

